TWI554878B - Translator and method for reading and writing data thereof - Google Patents
Translator and method for reading and writing data thereof Download PDFInfo
- Publication number
- TWI554878B TWI554878B TW104120773A TW104120773A TWI554878B TW I554878 B TWI554878 B TW I554878B TW 104120773 A TW104120773 A TW 104120773A TW 104120773 A TW104120773 A TW 104120773A TW I554878 B TWI554878 B TW I554878B
- Authority
- TW
- Taiwan
- Prior art keywords
- indication information
- data
- information
- register
- address
- Prior art date
Links
Landscapes
- Stored Programmes (AREA)
Description
本發明有關於一種轉譯器和其資料讀寫方法，特別是一種用以讀寫電子設備內存資料的轉譯器和讀寫方法。 The invention relates to a translator and a method for reading and writing data thereof, in particular to a translator and a reading and writing method for reading and writing data of an electronic device.
隨著積體電路微小化與網際網路的興起，數據傳輸的速度與儲存設備的容量也隨之成長。為了使大量的資料快速的能在儲存設備間傳輸，目前提出的傳輸技術包含了傳統的小型電腦系統介面(Small Computer Small Interface，SCSI)、高技術配置(Advanced Technology Attachment，ATA)硬碟的平行互連技術及新一代的串列式SCSI(Serial Attached SCSI，SAS)與串列式ATA(Serial ATA，SATA)序列技術。 With the miniaturization of integrated circuits and the rise of the Internet, the speed of data transmission and the capacity of storage devices have also grown. In order to enable a large amount of data to be transferred between storage devices quickly, the current transmission technology includes parallel of traditional Small Computer Small Interface (SCSI) and Advanced Technology Attachment (ATA) hard disks. Interconnect technology and a new generation of Serial Attached SCSI (SAS) and Serial ATA (SATA) serial technology.
為了能顯示序列技術的運作狀態，一般廠商多會採用通用串行輸入輸出(Serial General Purpose Input/Output,SGPIO)匯流排或內部整合電路(Inter-Integrated Circuit,I2C)在啟動設備(Initiator)與目標設備(Target)之間進行資料的傳輸控制。 In order to display the operating state of the sequence technology, the general manufacturer will use a general-purpose serial input/output (SGPIO) bus or an integrated circuit (I 2 C) in the startup device (Initiator). ) Transfer control of data between the target device and the target device.
但實務上，當使用者在測試或者應用I2C功能時，往往只能藉由示波器量測相關信號，或者需要經由對應的I2C程 式或工具來檢測相關的數據，無法讓使用者直接地存取I2C相關裝置內的數據，因而造成使用上或測試上的不便。 However, in practice, when the user is testing or applying the I 2 C function, the related signal can only be measured by the oscilloscope, or the related data needs to be detected through the corresponding I 2 C program or tool, and the user cannot directly Access to data within the I 2 C related device, thereby causing inconvenience in use or testing.
本發明的一或多個實施例中揭露了一種轉譯器和其資料讀寫方法，用以解決使用者無法直接存取I2C相關裝置的問題。 One or more embodiments of the present invention disclose a translator and a method for reading and writing data thereof to solve the problem that a user cannot directly access an I 2 C related device.
本發明揭露一種資料讀寫方法，包含以下步驟。判斷指示信息是否接收完成。指示信息包含設備位址及寄存器位址。當指示信息接收完成時，判斷指示信息是否更包含資料區塊以產生狀態信息。狀態信息關聯於指示信息係指示執行資料讀取程序或指示執行資料寫入程序。依據狀態信息及指示信息，辨識指示信息中的設備位址及寄存器位址。當判斷指示信息不包含資料區塊時，依據狀態信息、設備位址及寄存器位址，於設備位址及寄存器位址執行資料讀取程序。當判斷指示信息更包含資料區塊時，依據狀態信息、設備位址、寄存器位址及資料區塊，於設備位址及寄存器位址執行資料寫入程序。 The invention discloses a method for reading and writing data, which comprises the following steps. It is judged whether the indication information is received or not. The indication information includes the device address and the register address. When the indication information is received, it is judged whether the indication information further includes a data block to generate status information. The status information is associated with the indication information indicating that the data reading program is being executed or the execution data writing program is instructed. The device address and the register address in the indication information are identified according to the status information and the indication information. When the judgment indication information does not include the data block, the data reading process is performed on the device address and the register address according to the status information, the device address, and the register address. When the judgment indication information further includes the data block, the data writing process is performed on the device address and the register address according to the status information, the device address, the register address, and the data block.
於本發明一個實施例中，於判斷該指示信息是否接收完成的步驟中，包含以下步驟。依據時脈信息，儲存指示信息。判斷已儲存的指示信息的位元數目是否等於預設位元數目。當已儲存的指示信息的位元數目等於預設位元數目時，指示信息接收完成。本實施例更包含轉譯資料區塊，並於資料寫入程序中，依據設備位址及寄存器位址，輸出已轉譯的資料區塊。於資料讀取 程序中，依據設備位址及寄存器位址，讀取設備信息。轉譯設備信息，並輸出轉譯後的設備信息。於本發明其他實施例中，於資料寫入程序中，更可依據設備位址及寄存器位址執行資料讀取程序。 In an embodiment of the present invention, in the step of determining whether the indication information is received or not, the following steps are included. The indication information is stored according to the clock information. It is judged whether the number of bits of the stored indication information is equal to the preset number of bits. When the number of bits of the stored indication information is equal to the preset number of bits, the indication information reception is completed. The embodiment further includes a translation data block, and in the data writing program, the translated data block is output according to the device address and the register address. Reading data In the program, the device information is read according to the device address and the register address. Translate device information and output translated device information. In other embodiments of the present invention, in the data writing program, the data reading program can be executed according to the device address and the register address.
於本發明一個實施例中，指示信息更包含終止區塊。於判斷指示信息是否更包含資料區塊以產生狀態信息的步驟中，包含辨識終止區塊是否符合特徵碼。當終止區塊符合特徵碼時，指示信息不包含資料區塊。當終止區塊不符合特徵碼時，指示信息包含資料區塊。 In an embodiment of the invention, the indication information further includes a terminating block. In the step of determining whether the indication information further includes a data block to generate status information, it is included whether the identification termination block conforms to the signature. When the termination block conforms to the signature, the indication information does not include the data block. When the termination block does not conform to the signature, the indication information includes the data block.
本發明揭露一種轉譯器，用以對電子設備內部的第一寄存器執行資料讀取程序和資料寫入程序，轉譯器包含控制模組、編譯模組及讀寫模組。控制模組用以判斷指示信息是否接收完成，指示信息至少包含設備位址及寄存器位址。當指示信息接收完成時，控制模組判斷指示信息是否更包含資料區塊，以產生狀態信息。狀態信息關聯於指示信息係指示執行資料讀取程序或指示執行資料寫入程序。編譯模組用以依據狀態信息及指示信息，辨識指示信息中的設備位址及寄存器位址。讀寫模組用以當判斷指示信息不包含資料區塊時，依據狀態信息、設備位址及寄存器位址，於設備位址及寄存器位址執行資料讀取程序，並當判斷指示信息更包含資料區塊時，依據狀態信息、設備位址、寄存器位址及資料區塊執行資料寫入程序。 The invention discloses a translator for performing a data reading process and a data writing program on a first register inside the electronic device. The translator comprises a control module, a compiling module and a reading and writing module. The control module is configured to determine whether the indication information is received, and the indication information includes at least a device address and a register address. When the indication information is received, the control module determines whether the indication information further includes a data block to generate status information. The status information is associated with the indication information indicating that the data reading program is being executed or the execution data writing program is instructed. The compiling module is configured to identify the device address and the register address in the indication information according to the status information and the indication information. The read/write module is configured to perform a data reading process on the device address and the register address according to the status information, the device address, and the register address when determining that the indication information does not include the data block, and when the determination indication information is further included When the data block is used, the data writing process is executed according to the status information, the device address, the register address, and the data block.
於一個實施例中，控制模組更包括第二寄存器。第 二寄存器依據時脈信息，儲存指示信息。控制模組判斷第二寄存器已儲存的指示信息的位元數目是否等於預設位元數目。當第二寄存器已儲存的指示信息的位元數目等於預設位元數目時，指示信息接收完成。本實施例更包含以編譯模組轉譯資料區塊，並於資料寫入程序中，讀寫模組依據設備位址及寄存器位址，輸出已轉譯的資料區塊。於資料讀取程序中，依據設備位址及寄存器位址，讀取設備信息。轉譯設備信息，並輸出轉譯後的設備信息。於本發明其他實施例中，於資料寫入程序中，讀寫模組更可依據設備位址及寄存器位址執行資料讀取程序。 In one embodiment, the control module further includes a second register. First The second register stores the indication information according to the clock information. The control module determines whether the number of bits of the indication information stored in the second register is equal to the preset number of bits. When the number of bits of the indication information that has been stored in the second register is equal to the preset number of bits, the indication information reception is completed. The embodiment further includes translating the data block into the compiled module, and in the data writing program, the read/write module outputs the translated data block according to the device address and the register address. In the data reading program, the device information is read according to the device address and the register address. Translate device information and output translated device information. In other embodiments of the present invention, in the data writing program, the reading and writing module can further execute the data reading program according to the device address and the register address.
於本發明一個實施例中，指示信息更包含終止區塊。控制模組辨識終止區塊是否符合特徵碼。當終止區塊符合特徵碼時，指示信息不包含資料區塊。當終止區塊不符合特徵碼時，指示信息包含資料區塊。 In an embodiment of the invention, the indication information further includes a terminating block. The control module identifies whether the termination block conforms to the signature. When the termination block conforms to the signature, the indication information does not include the data block. When the termination block does not conform to the signature, the indication information includes the data block.
綜上，在本發明的一或多個實施例中揭露了一種轉譯器和其資料讀寫方法，藉由轉譯器判斷指示信息中是否包含資料區塊，而決定轉譯器應執行資料讀取程序或執行資料寫入程序。藉由轉譯器，讓使用者可以方便地存取I2C相關裝置內的數據。而且使用者只需要透過轉譯器就能讓電腦與電子設備連接，並轉譯電子設備的設備資料或電腦的執行指令，達到以簡單便捷的方式，解決使用上或測試上的不便。 In summary, in one or more embodiments of the present invention, a translator and a data reading and writing method thereof are disclosed. The translator determines whether the information block is included in the indication information, and determines that the translator should execute the data reading program. Or perform a data writing process. The translator allows users to easily access data in the I 2 C related device. Moreover, the user only needs to connect the computer with the electronic device through the translator, and translate the device information of the electronic device or the execution instruction of the computer, so as to solve the inconvenience in use or test in a simple and convenient manner.
以上之關於本揭露內容之說明及以下之實施方式之說明係用以示範與解釋本發明之精神與原理，並且提供本發明之 專利申請範圍更進一步之解釋。 The above description of the disclosure and the following description of the embodiments are intended to illustrate and explain the spirit and principles of the invention and the invention The scope of the patent application is further explained.
10‧‧‧轉譯器 10‧‧‧Translator
11‧‧‧控制模組 11‧‧‧Control module
111‧‧‧第二寄存器 111‧‧‧Second register
13‧‧‧編譯模組 13‧‧‧Compile module
15‧‧‧讀寫模組 15‧‧‧Reading and writing module
30‧‧‧使用端 30‧‧‧Use side
50‧‧‧電子設備 50‧‧‧Electronic equipment
51‧‧‧第一寄存器 51‧‧‧First register
data‧‧‧資料區塊 Data‧‧‧data block
finish‧‧‧終止區塊 Finish‧‧‧End block
add.slave‧‧‧設備位址 Add.slave‧‧‧Device address
add.re‧‧‧寄存器位址 Add.re‧‧‧register address
clk、add_slave、add_re、Sda、dis_data、state_I2C、uart_rx、 state、dat、uart_tx、enread‧‧‧腳位 Clk, add_slave, add_re, Sda, dis_data, state_I 2 C, uart_rx, state, dat, uart_tx, enread‧‧‧ feet
第1圖係為根據本發明一實施例所繪製的轉譯器的方塊圖。 1 is a block diagram of a translator drawn in accordance with an embodiment of the present invention.
第2圖係為根據本發明一實施例所繪製的指示信息的示意圖。 2 is a schematic diagram of indication information drawn in accordance with an embodiment of the present invention.
第3圖係為根據本發明一實施例所繪製的轉譯器腳位的示意圖。 Figure 3 is a schematic illustration of the translator's feet as depicted in accordance with an embodiment of the present invention.
第4圖係為根據本發明一實施例所繪製的資料讀寫方法的步驟流程圖。 Figure 4 is a flow chart showing the steps of the data reading and writing method according to an embodiment of the present invention.
第5圖係為根據本發明另一實施例所繪製的資料讀寫方法的步驟流程圖。 Figure 5 is a flow chart showing the steps of the data reading and writing method according to another embodiment of the present invention.
以下在實施方式中詳細敘述本發明之詳細特徵以及優點，其內容足以使任何熟習相關技藝者了解本發明之技術內容並據以實施，且根據本說明書所揭露之內容、申請專利範圍及圖式，任何熟習相關技藝者可輕易地理解本發明相關之目的及優點。以下之實施例係進一步詳細說明本發明之觀點，但非以任何觀點限制本發明之範疇。 The detailed features and advantages of the present invention are set forth in the Detailed Description of the Detailed Description of the <RTIgt; </ RTI> <RTIgt; </ RTI> </ RTI> </ RTI> <RTIgt; The objects and advantages associated with the present invention can be readily understood by those skilled in the art. The following examples are intended to describe the present invention in further detail, but are not intended to limit the scope of the invention.
請參照第1圖至第3圖，第1圖係為根據本發明一實施例所繪製的轉譯器的方塊圖，第2圖係為根據本發明一實施 例所繪製的指示信息的示意圖，第3圖係為根據本發明一實施例所繪製的轉譯器腳位的示意圖。如圖所示，轉譯器10係用以提供使用端30對電子設備50內部的第一寄存器51執行資料讀取程序和資料寫入程序。使用端30例如可以是使用者使用的電腦或其他合適的操作設備，用以提供使用者讀取電子設備50內部第一寄存器51的資料。使用端30以電腦為例來說，電腦的硬體中可具有非同步收發傳輸器(Universal Asynchronous Receiver/Transmitter，UART)，用以透過轉譯器10與電子設備50產生通訊連結，以交換資料。電子設備50例如係以I2C通訊協定作為資料傳輸通訊協定的設備。電子設備50例如可以是含有感應器、風扇、加熱器或是其他合適的電子設備。轉譯器10電性連接使用端30及電子設備50，用以接收使用端30的指令，以對電子設備50中的第一寄存器51進行資料讀取或寫入的操作。 1 to 3, FIG. 1 is a block diagram of a translator according to an embodiment of the present invention, and FIG. 2 is a schematic diagram of indication information according to an embodiment of the present invention. 3 is a schematic diagram of a translator's feet drawn in accordance with an embodiment of the present invention. As shown, the translator 10 is configured to provide the user terminal 30 with a data reading program and a data writing program for the first register 51 inside the electronic device 50. The user terminal 30 can be, for example, a computer or other suitable operating device used by the user to provide the user with the information of the first register 51 inside the electronic device 50. The terminal 30 is a computer. For example, the hardware of the computer may have a Universal Asynchronous Receiver/Transmitter (UART) for generating a communication link with the electronic device 50 through the translator 10 to exchange data. The electronic device 50 is, for example, a device that uses the I 2 C communication protocol as a data transmission protocol. The electronic device 50 can be, for example, a sensor, a fan, a heater, or other suitable electronic device. The translator 10 is electrically connected to the terminal 30 and the electronic device 50 for receiving an instruction of the terminal 30 for performing data reading or writing operations on the first register 51 in the electronic device 50.
轉譯器10具有控制模組11、編譯模組13及讀寫模組15。控制模組11包含clk腳位、uart_rx腳位、state腳位、state_I2C腳位、enread腳位及第二寄存器111。控制模組11的uart_rx腳位電性連接使用端30，用以接收來自於使用端30的指示信息，並判斷指示信息是否接收完成。指示信息至少包含設備位址add.slave及寄存器位址add.re，以8個位元數的指示信息為例來說，如第2圖所示，第1個和第2個位元可被設定為指示設備位址add.slave，第3個和第4個位元可被設定為指示寄存器位址add.re。本實施例雖以8個位元數的指示信息為例，但並非用以 限制指示信息可以實施的位元數，於其他實施例中，指示信息亦可以為16位元數或其他的位元數。 The translator 10 has a control module 11, a compiling module 13, and a read/write module 15. The control module 11 includes a clk pin, a uart_rx pin, a state pin, a state_I 2 C pin, an read bit, and a second register 111. The uart_rx pin of the control module 11 is electrically connected to the use end 30 for receiving the indication information from the use end 30 and determining whether the indication information is received or not. The indication information includes at least a device address add.slave and a register address add.re. For example, as an indication of 8 bits, as shown in FIG. 2, the first and second bits can be Set to indicate the device address add.slave, the 3rd and 4th bits can be set to indicate the register address add.re. In this embodiment, the indication information of the number of 8 bits is taken as an example, but it is not used to limit the number of bits that the indication information can be implemented. In other embodiments, the indication information may also be a 16-bit number or other bits. number.
於本實施例中，控制模組11判斷指示信息是否接收完成的方式，可以是控制模組11依據時脈信息，將指示信息儲存於控制模組11的第二寄存器111中。控制模組11再依據第二寄存器111所儲存的位元數目是否等於控制模組11所預設的位元數目，而據以判斷指示信息是否接收完成。以預設位元數目為8個來說，當第二寄存器111儲存指示信息的位元數目已到達8個位元數時，表示指示信息接收完成。於其他實施例中，控制模組11可不包含第二寄存器111，且控制模組11亦可以其他合適的方式判斷指示信息是否接收完成的方式，例如在指示信息的末位元後加上結束信號。 In the embodiment, the control module 11 determines whether the indication information is received or not. The control module 11 stores the indication information in the second register 111 of the control module 11 according to the clock information. The control module 11 determines whether the indication information is received or not according to whether the number of bits stored in the second register 111 is equal to the number of bits preset by the control module 11. In the case where the number of preset bits is eight, when the number of bits in which the second register 111 stores the indication information has reached 8 bits, it indicates that the reception of the indication information is completed. In other embodiments, the control module 11 may not include the second register 111, and the control module 11 may also determine, in other suitable manners, whether the indication information is received or not, for example, adding an end signal after the last bit of the indication information. .
當控制模組11接收完成指示信息時，控制模組11判斷指示信息是否更包含資料區塊data。舉例來說，控制模組11將會依據指示信息的第5個到第8個位元，來判斷指示信息是否包含資料區塊data，並且控制模組11會依據指示信息的第5個到第8個位元而產生狀態信息。控制模組11以state腳位將狀態信息傳輸給編譯模組13，並且以enread腳位將狀態信息傳輸給讀寫模組15。控制模組11產生的狀態信息關聯於指示信息係指示轉譯器10執行資料讀取程序或執行資料寫入程序。 When the control module 11 receives the completion indication information, the control module 11 determines whether the indication information further includes the data block data. For example, the control module 11 will determine whether the indication information includes the data block data according to the 5th to 8th bits of the indication information, and the control module 11 will follow the fifth to the indication information. State information is generated by 8 bits. The control module 11 transmits the status information to the compiling module 13 with the state pin, and transmits the status information to the read/write module 15 with the read foot. The status information generated by the control module 11 is associated with the indication information indicating that the translator 10 executes the material reading program or the execution data writing program.
於一個實施例中，指示信息更包含終止區塊finish。以第2圖所示的實施例來說，指示信息的第5個到第6個位元可 被設定為資料區塊data，指示信息的第7個到第8個位元可被設定為終止區塊finish。控制模組11辨識終止區塊finish是否符合特徵碼以判斷指示信息是否包含資料區塊data。以指示信息的資料儲存格式係16進位來說，特徵碼例如可以為AA、EE、CC、11，而讓終止區塊finish有信號震盪的樣態。更具體來說，當16進位格式的特徵碼為AA時，其所對應二進位格式為10101010，進而讓信號具有震盪的樣態，當16進位格式的特徵碼為EE時，其所對應二進位格式為11101110，亦同樣具有信號震盪的樣態。當控制模組11接收到終止區塊finish具有震盪樣態的指示信息時，控制模組11即可判斷指示信息中的第5個到第6個位元係指示資料區塊data，而執行資料寫入程序，並產生對應的狀態信息。 In one embodiment, the indication information further includes a termination block finish. In the embodiment shown in FIG. 2, the 5th to 6th bits of the indication information may be The data block data is set, and the 7th to 8th bits of the indication information can be set as the termination block finish. The control module 11 recognizes whether the termination block finish conforms to the feature code to determine whether the indication information includes the data block data. In the case that the data storage format of the indication information is hexadecimal, the signature code can be, for example, AA, EE, CC, and 11, and the termination block finish has a signal oscillating state. More specifically, when the feature code of the 16-bit format is AA, the corresponding binary format is 10101010, which makes the signal have an oscillating state. When the feature code of the 16-bit format is EE, the corresponding binary is corresponding. The format is 11101110, which also has a state of signal oscillation. When the control module 11 receives the indication information that the termination block finish has an oscillating state, the control module 11 can determine the fifth to sixth bit indicator data block data in the indication information, and execute the data. Write the program and generate corresponding status information.
當控制模組11接收到終止區塊finish不具有震盪樣態的指示信息時，表示指示信息不包含資料區塊data，則控制模組11會產生指示執行資料讀取程序的狀態信息，以令編譯模組13及讀寫模組15對應執行資料讀取程序。 When the control module 11 receives the indication information that the termination block finish does not have the oscillating state, indicating that the indication information does not include the data block data, the control module 11 generates status information indicating that the data reading program is executed, so that The compiling module 13 and the read/write module 15 respectively execute a data reading program.
於另一個實施例中，特徵碼例如可以為FF，而讓終止區塊finish具有穩定而不震盪的信號形式。具體來說，當16進位格式的特徵碼為FF時，特徵碼FF所對應二進位格式為11111111，信號將保持穩定而不具有震盪的樣態。當控制模組11接收到終止區塊finish具有穩定樣態的指示信息時，控制模組11即可判斷指示信息中的第5個到第6個位元不包含資料區塊data，則控制模組11會產生指示執行資料讀取程序的狀態信息， 以令編譯模組13及讀寫模組15對應執行資料讀取程序。 In another embodiment, the signature may be, for example, FF, and the termination block finish has a stable and non-oscillating signal form. Specifically, when the feature code of the hexadecimal format is FF, the binary format of the feature code FF is 11111111, and the signal will remain stable without oscillating state. When the control module 11 receives the indication information that the termination block finish has a stable state, the control module 11 can determine that the fifth to sixth bits in the indication information do not include the data block data, and then control the mode. Group 11 will generate status information indicating the execution of the data reading program. The compiling module 13 and the read/write module 15 are configured to execute a data reading program.
當控制模組11接收到終止區塊finish不具有穩定樣態的指示信息時，表示指示信息的第5個到第6個位元係指示資料區塊data，控制模組11產生對應的狀態信息，而令編譯模組13及讀寫模組15對應執行資料寫入程序。 When the control module 11 receives the indication information that the termination block finish does not have a stable state, the fifth to sixth bit indicating the indication information indicates the data block data, and the control module 11 generates the corresponding state information. The compiling module 13 and the read/write module 15 respectively execute the data writing program.
編譯模組13具有clk腳位、uart_rx腳位、state腳位、dat腳位、uart_tx腳位、add_slave腳位及add_re腳位。編譯模組13的uart_rx腳位電性連接使用端30，編譯模組13的uart_rx腳位用以接收來自於使用端30的指示信息。編譯模組13的state腳位電性連接控制模組11的state腳位，以接收控制模組11判斷指示信息是否包含資料區塊data後所產生的狀態信息。編譯模組13依據接收到的狀態信息及指示信息，辨識指示信息中的設備位址add.slave及寄存器位址add.re。更詳細地來說，編譯模組13依據狀態信息係指示執行資料讀取程序，而辨識指示信息中的設備位址add.slave及寄存器位址add.re，或者編譯模組13亦依據狀態信息係指示執行資料寫入程序，而辨識指示信息中的設備位址add.slave、寄存器位址add.re及資料區塊data。編譯模組13辨識指示信息，例如係將UART協定形式的設備位址add.slave、寄存器位址add.re及資料區塊data轉譯成I2C協定形式的設備位址add.slave、寄存器位址add.re及資料區塊data。 The compiling module 13 has a clk pin, a uart_rx pin, a state pin, a dat pin, a uart_tx pin, an add_slave pin, and an add_re pin. The uart_rx pin of the compiling module 13 is electrically connected to the terminal 30, and the uart_rx pin of the compiling module 13 is used to receive the indication information from the user terminal 30. The state pin of the compiling module 13 is electrically connected to the state pin of the control module 11 to receive the state information generated by the control module 11 after determining whether the indication information includes the data block data. The compiling module 13 identifies the device address add.slave and the register address add.re in the indication information according to the received status information and the indication information. In more detail, the compiling module 13 instructs to execute the data reading program according to the status information, and recognizes the device address add.slave and the register address add.re in the indication information, or the compiling module 13 also depends on the status information. It is instructed to execute the data writing program, and recognize the device address add.slave, the register address add.re, and the data block data in the indication information. The compiling module 13 recognizes the indication information, for example, translates the device address add.slave, the register address add.re, and the data block data in the form of a UART protocol into a device address add.slave in the form of an I 2 C protocol, and a register bit. Address add.re and data block data.
讀寫模組15具有clk腳位、add_slave腳位、add_re腳位、Sda腳位、dis_data腳位、enread腳位及state_I2C腳位。 讀寫模組15的add_slave腳位、add_re腳位和dis_data腳位分別電性連接編譯模組13的add_slave腳位、add_re腳位和dat腳位。讀寫模組15以add_slave腳位、add_re腳位和dis_data腳位接收編譯模組13辨識指示信息後所產生的設備位址add.slave、寄存器位址add.re及資料區塊data，亦即已轉譯的設備位址add.slave、寄存器位址add.re及資料區塊data。讀寫模組15的enread腳位電性連接控制模組11的enread腳位，讀寫模組15的enread腳位用以接收控制模組11判斷指示信息是否包含資料區塊data後所產生的狀態信息。 The read/write module 15 has a clk pin, an add_slave pin, an add_re pin, an Sda pin, a dis_data pin, an enread pin, and a state_I 2 C pin. The add_slave pin, the add_re pin and the dis_data pin of the read/write module 15 are electrically connected to the add_slave pin, the add_re pin and the dat pin of the compiling module 13, respectively. The read/write module 15 receives the device address add.slave, the register address add.re, and the data block data generated by the compiling module 13 after the instruction information is recognized by the add_slave pin, the add_re pin, and the dis_data pin. The translated device address add.slave, register address add.re, and data block data. The readip pin of the read/write module 15 is electrically connected to the read bit of the control module 11, and the readat pin of the read/write module 15 is used to receive the control module 11 to determine whether the indication information includes the data block data. status information.
當控制模組11判斷指示信息不包含資料區塊data時，讀寫模組15依據enread腳位接收到的狀態信息及add_slave腳位、add_re腳位所接收到的轉譯後的設備位址add.slave、寄存器位址add.re，於設備位址add.slave、寄存器位址add.re執行該資料讀取程序。更詳細地來說，讀寫模組15以Sda腳位讀取設備位址add.slave對應的電子設備50，以及電子設備50上與寄存器位址add.re對應的第一寄存器51，以取得第一寄存器51上的設備信息。當讀寫模組15以Sda腳位讀取到第一寄存器51的設備信息後，讀寫模組15以dis_data腳位透過編譯模組13的dat腳位，將設備信息傳輸給編譯模組13。編譯模組13轉譯設備信息後，以編譯模組13的uart_tx腳位將轉譯後的設備信息傳輸到使用端30。換言之，編譯模組13的dat腳位接收到I2C協定形式的設備信息，並將I2C協定形式的設備信息轉譯成UART協定形式 的設備信息，以提供給使用端30。 When the control module 11 determines that the indication information does not include the data block data, the read/write module 15 receives the translated device address add according to the state information received by the inread pin and the add_slave pin and the add_re pin. The slave, the register address add.re, executes the data reading program on the device address add.slave and the register address add.re. In more detail, the read/write module 15 reads the electronic device 50 corresponding to the device address add.slave by the Sda pin, and the first register 51 corresponding to the register address add.re on the electronic device 50 to obtain Device information on the first register 51. After the read/write module 15 reads the device information of the first register 51 with the Sda pin, the read/write module 15 transmits the device information to the compiling module 13 through the dat pin of the compiling module 13 with the dis_data pin. . After the compiling module 13 translates the device information, the translated device information is transmitted to the user terminal 30 by using the uart_tx pin of the compiling module 13. In other words, the dat pin of the compiling module 13 receives the device information in the form of the I 2 C protocol, and translates the device information in the form of the I 2 C protocol into the device information in the form of the UART protocol for providing to the user terminal 30.
當控制模組11判斷指示信息更包含資料區塊data時，讀寫模組15依據enread腳位接收到的狀態信息及add_slave腳位、add_re腳位及dat腳位分別接收到的已轉譯的設備位址add.slave、寄存器位址add.re及資料區塊data，於設備位址add.slave、寄存器位址add.re執行資料寫入程序。更詳細地來說，讀寫模組15以Sda腳位輸出已轉譯的資料區塊data，亦即在設備位址add.slave對應的電子設備50，以及電子設備50上與寄存器位址add.re對應的第一寄存器51上，寫入已轉譯的資料區塊data於第一寄存器51中。 When the control module 11 determines that the indication information further includes the data block data, the read/write module 15 receives the translated information according to the status information received by the inread pin and the add_slave pin, the add_re pin and the dat pin respectively. The address add.slave, the register address add.re, and the data block data are executed in the device address add.slave and the register address add.re. In more detail, the read/write module 15 outputs the translated data block data in the Sda pin, that is, the electronic device 50 corresponding to the device address add.slave, and the electronic device 50 and the register address add. The first register 51 corresponding to re writes the translated data block data in the first register 51.
於本實施例中，讀寫模組15的state_I2C腳位電性連接控制模組11的state_I2C腳位。當讀寫模組15完成資料寫入程序或資料讀取程序後，讀寫模組15會產生操作信息，並透過讀寫模組15的state_I2C腳位及控制模組11的state_I2C腳位傳送給控制模組11。操作信息用以告知控制模組11目前轉譯器10和電子設備50之間的操作狀態，而讓控制模組11可據以切換至下一個操作狀態或切換至閒置狀態。 In this embodiment, the state_I 2 C pin of the read/write module 15 is electrically connected to the state_I 2 C pin of the control module 11. When the reader module 15 to complete the data writing process or reading the program information, read and write module 15 generates the operation information, and read-write module 15 through state_I 2 C state_I pin and control module 11 2 C The pin is transmitted to the control module 11. The operation information is used to inform the control module 11 of the current operating state between the translator 10 and the electronic device 50, and the control module 11 can be switched to the next operating state or to the idle state.
控制模組11、編譯模組13及讀寫模組15的clk腳位電性連接至使用端30，用以接收來自於使用端30的時脈信息，而令轉譯器10與使用端30可以時脈同步，並於時脈信息的上升時，接收來自於使用端30的指示信息。 The clk pin of the control module 11, the compiling module 13 and the read/write module 15 is electrically connected to the user terminal 30 for receiving clock information from the user terminal 30, so that the translator 10 and the user terminal 30 can be used. The clock is synchronized, and when the clock information rises, the indication information from the user terminal 30 is received.
為了解釋本發明的資料讀寫方法，以下搭配本發明 的轉譯器一併說明。請一併參照第1圖、第2圖及第4圖，第4圖係為根據本發明一實施例所繪製的資料讀寫方法的步驟流程圖。如圖所示，於步驟S202中，轉譯器10一開始會先處於閒置(IDLE)狀態，等待使用端30傳送指示信息。於步驟S204中，轉譯器10的控制模組11開始接收來自於使用端30傳送來的指示信息。於步驟S206中，控制模組11判斷指示信息是否接收完成，當控制模組11判斷指示信息接收完成時，於步驟S208中，控制模組11進一步判斷指示信息中是否更包含資料區塊data。當指示信息中不包含資料區塊data時，於步驟S210中，編譯模組13辨識指示信息中的設備位址add.slave和寄存器位址add.re，並於步驟S212中，讀寫模組15依據編譯模組13辨識的設備位址add.slave和寄存器位址add.re，於設備位址add.slave對應的電子裝置50及電子設備50對應寄存器位址add.re的第一寄存器51執行資料讀取程序。當指示信息中包含資料區塊data時，於步驟S214中，編譯模組13辨識指示信息中的設備位址add.slave和寄存器位址add.re，並於步驟S216中，讀寫模組15依據於編譯模組13辨識的設備位址add.slave和寄存器位址add.re，於設備位址add.slave對應的電子裝置50及電子設備50對應寄存器位址add.re的第一寄存器51執行資料寫入程序，亦即於第一寄存器51上寫入資料區塊data。 In order to explain the data reading and writing method of the present invention, the following is combined with the present invention. The interpreter is explained together. Please refer to FIG. 1 , FIG. 2 and FIG. 4 together. FIG. 4 is a flow chart showing the steps of the data reading and writing method according to an embodiment of the present invention. As shown in the figure, in step S202, the translator 10 is initially in an idle (IDLE) state, waiting for the user terminal 30 to transmit the indication information. In step S204, the control module 11 of the translator 10 starts receiving the indication information transmitted from the user terminal 30. In step S206, the control module 11 determines whether the indication information is received or not. When the control module 11 determines that the indication information is received, the control module 11 further determines in step S208 whether the indication information further includes the data block data. When the data block data is not included in the indication information, in step S210, the compiling module 13 recognizes the device address add.slave and the register address add.re in the indication information, and in step S212, the read/write module According to the device address add.slave and the register address add.re identified by the compiling module 13, the electronic device 50 corresponding to the device address add.slave and the first register 51 of the electronic device 50 corresponding to the register address add.re Execute the data reading program. When the indication information includes the data block data, in step S214, the compiling module 13 recognizes the device address add.slave and the register address add.re in the indication information, and in step S216, the read/write module 15 According to the device address add.slave and the register address add.re recognized by the compiling module 13, the electronic device 50 corresponding to the device address add.slave and the first register 51 of the electronic device 50 corresponding to the register address add.re The data writing program is executed, that is, the data block data is written in the first register 51.
請一併參照第1圖、第2圖及第5圖，第5圖係為根據本發明另一實施例所繪製的資料讀寫方法的步驟流程圖。如 圖所示，於步驟S402中，轉譯器10處於閒置狀態，等待使用端30傳送指示信息。於步驟S404中，轉譯器10的控制模組11依據時脈信息開始接收來自於使用端30傳送來的指示信息，並儲存於控制模組11的第二寄存器111中。於步驟S406中，控制模組11依據第二寄存器111所儲存的指示信息的位元數目是否等於預設位元數目，據以判斷指示信息是否接收完成，當控制模組11所儲存的指示信息的位元數目等於預設位元數目，表示控制模組11判斷指示信息接收完成。因此，於步驟S408中，控制模組11進一步判斷指示信息中是否更包含資料區塊data，並據以產生狀態信息。更詳細地說，控制模組11判斷指示信息中的終止區塊finish是否符合特徵碼。本實施例以特徵碼設定為FF來說，當終止區塊finish符合特徵碼時，表示指示信息不包含資料區塊data。當終止區塊finish不符合特徵碼時，表示指示信息包含資料區塊data。 Please refer to FIG. 1 , FIG. 2 and FIG. 5 together. FIG. 5 is a flow chart showing the steps of the data reading and writing method according to another embodiment of the present invention. Such as As shown in the figure, in step S402, the translator 10 is in an idle state, waiting for the user terminal 30 to transmit the indication information. In step S404, the control module 11 of the translator 10 starts receiving the indication information transmitted from the user terminal 30 according to the clock information, and stores it in the second register 111 of the control module 11. In step S406, the control module 11 determines whether the indication information is received or not, according to whether the number of bits of the indication information stored in the second register 111 is equal to the preset number of bits, and the indication information stored by the control module 11 is stored. The number of bits is equal to the preset number of bits, indicating that the control module 11 determines that the indication information is received. Therefore, in step S408, the control module 11 further determines whether the information block data is further included in the indication information, and accordingly generates status information. In more detail, the control module 11 determines whether the termination block finish in the indication information conforms to the signature. In this embodiment, when the feature code is set to FF, when the termination block finish conforms to the feature code, it indicates that the indication information does not include the data block data. When the termination block finish does not conform to the signature, the indication information includes the data block data.
於步驟S410中，當指示信息中不包含資料區塊data時，編譯模組13轉譯指示信息中的設備位址add.slave和寄存器位址add.re，並於步驟S412中，讀寫模組15依據狀態信息以及已轉譯的設備位址add.slave和寄存器位址add.re，於設備位址add.slave對應的電子裝置50及電子設備50對應寄存器位址add.re的第一寄存器51執行資料讀取程序，亦即由第一寄存器51中讀取關於電子設備50的設備信息。讀寫模組15將接收到的設備信息傳送給編譯模組13，編譯模組13將設備信息轉譯後， 傳送到使用端30，提供給使用者讀取。 In step S410, when the indication information does not include the data block data, the compiling module 13 translates the device address add.slave and the register address add.re in the indication information, and in step S412, the read/write module According to the status information and the translated device address add.slave and the register address add.re, the electronic device 50 corresponding to the device address add.slave and the first register 51 of the electronic device 50 corresponding to the register address add.re The material reading program is executed, that is, the device information about the electronic device 50 is read by the first register 51. The reading and writing module 15 transmits the received device information to the compiling module 13, and the compiling module 13 translates the device information. It is transmitted to the use terminal 30 and provided to the user for reading.
當指示信息中包含資料區塊data時，於步驟S414中，編譯模組13轉譯指示信息中的設備位址add.slave、寄存器位址add.re和資料區塊data，並於步驟S416中，讀寫模組15依據依據狀態信息以及已轉譯的設備位址add.slave寄存器位址add.re和資料區塊data，於設備位址add.slave對應的電子裝置50及電子設備50對應寄存器位址add.re的第一寄存器51執行資料寫入程序，亦即於第一寄存器51上寫入已轉譯的資料區塊data。 When the indication information includes the data block data, in step S414, the compiling module 13 translates the device address add.slave, the register address add.re, and the data block data in the indication information, and in step S416, The read/write module 15 is based on the status information and the translated device address add.slave register address add.re and the data block data, and the corresponding device bits of the electronic device 50 and the electronic device 50 corresponding to the device address add.slave. The first register 51 of the address add.re executes a data write program, that is, writes the translated data block data on the first register 51.
於本實施例中，於步驟S416後，更可以在寫入已轉譯的資料區塊data後，再依據已轉譯的設備位址add.slave和寄存器位址add.re讀取關於電子設備50的設備信息。換言之，讀寫模組15在寫入已轉譯的資料區塊data後，可再將寫入位址的資料區塊data讀取出來，由編譯模組13將資料區塊data轉譯後，再傳送到使用端30，提供給使用者確認寫入的資料區塊data是否正確。 In this embodiment, after the step S416 is written, after the translated data block data is written, the electronic device 50 is read according to the translated device address add.slave and the register address add.re. Device Information. In other words, after the read/write module 15 writes the translated data block data, the data block data of the write address can be read out, and the data block data is translated by the compiling module 13 and then transmitted. To the use terminal 30, the user is provided to confirm whether the written data block data is correct.
綜合以上所述，本發明實施例提供一種轉譯器及其資料讀寫方法。本發明藉由轉譯器的辨識，讓使用者可以方便地將指令轉譯成I2C協定的指令，而要求I2C協定的電子設備提供對應位址的設備信息。而I2C形式的設備信息也可以透過轉譯器的辨識，而轉譯成使用者能讀取的形式，提供給使用者取得電子設備內部的信息。於本發明實施例中，轉譯器藉由判斷指示信息中是否包含資料區塊，即可自動地讓轉譯器應執行資料讀取程序 或執行資料寫入程序，且使用者只需要透過轉譯器就能讓電腦與電子設備連接，故本發明轉譯器即可以簡單便捷的方式，達到解決使用者無法方便地測試電子設備的問題。 In summary, the embodiment of the present invention provides a translator and a method for reading and writing data thereof. The invention allows the user to conveniently translate the instructions into I 2 C-compliant instructions by means of the identification of the translator, and requires the I 2 C-compliant electronic device to provide device information of the corresponding address. The device information in the form of I 2 C can also be translated into a form that can be read by the user, and provided to the user to obtain information inside the electronic device. In the embodiment of the present invention, the translator can automatically execute the data reading program or the data writing program by determining whether the information block is included in the indication information, and the user only needs to use the translator. The computer can be connected to the electronic device, so the translator of the present invention can solve the problem that the user cannot easily test the electronic device in a simple and convenient manner.
雖然本發明以前述之實施例揭露如上，然其並非用以限定本發明。在不脫離本發明之精神和範圍內，所為之更動與潤飾，均屬本發明之專利保護範圍。關於本發明所界定之保護範圍請參考所附之申請專利範圍。 Although the present invention has been disclosed above in the foregoing embodiments, it is not intended to limit the invention. It is within the scope of the invention to be modified and modified without departing from the spirit and scope of the invention. Please refer to the attached patent application for the scope of protection defined by the present invention.
10‧‧‧轉譯器 10‧‧‧Translator
11‧‧‧控制模組 11‧‧‧Control module
13‧‧‧編譯模組 13‧‧‧Compile module
15‧‧‧讀寫模組 15‧‧‧Reading and writing module
clk、add_slave、add_re、Sda、Scl、dis_data、state_I2C、uart_rx、state、dat、uart_tx、enread‧‧‧腳位 Clk, add_slave, add_re, Sda, Scl, dis_data, state_I 2 C, uart_rx, state, dat, uart_tx, enread‧‧‧ feet
Claims (12)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104120773A TWI554878B (en) | 2015-06-26 | 2015-06-26 | Translator and method for reading and writing data thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104120773A TWI554878B (en) | 2015-06-26 | 2015-06-26 | Translator and method for reading and writing data thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI554878B true TWI554878B (en) | 2016-10-21 |
| TW201701155A TW201701155A (en) | 2017-01-01 |
Family
ID=57848387
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW104120773A TWI554878B (en) | 2015-06-26 | 2015-06-26 | Translator and method for reading and writing data thereof |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI554878B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200923662A (en) * | 2007-11-28 | 2009-06-01 | Universal Scient Ind Co Ltd | Data transmission system and method thereof |
| TW201229770A (en) * | 2011-01-13 | 2012-07-16 | Prolific Technology Inc | Operation method for a computer system |
| US20140304482A1 (en) * | 2010-09-10 | 2014-10-09 | Hitachi, Ltd. | Storage system and data transfer method of storage system |
-
2015
- 2015-06-26 TW TW104120773A patent/TWI554878B/en active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200923662A (en) * | 2007-11-28 | 2009-06-01 | Universal Scient Ind Co Ltd | Data transmission system and method thereof |
| US20140304482A1 (en) * | 2010-09-10 | 2014-10-09 | Hitachi, Ltd. | Storage system and data transfer method of storage system |
| TW201229770A (en) * | 2011-01-13 | 2012-07-16 | Prolific Technology Inc | Operation method for a computer system |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201701155A (en) | 2017-01-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI386946B (en) | Apparatus and method for memory card testing | |
| KR101986355B1 (en) | A embedded Multimedia Card(eMMC), eMMC system including the eMMC, and a method for operating the eMMC | |
| US10304546B2 (en) | External storage device and method of setting reference frequency for the same | |
| TWI227083B (en) | Interface converter | |
| US9858366B2 (en) | Simulator and simulating method for flash memory background | |
| CN102236591B (en) | System and method for customizing a SCSI error response received from a SCSI target in a storage network environment | |
| CN114153779A (en) | I2C communication method, system, equipment and storage medium | |
| CN110058809B (en) | Storage device and debugging system thereof | |
| TW201931125A (en) | Memory card controller, memory card device, method used in memory card controller, and electronic device coupled to memory card device | |
| CN102890645A (en) | Memory storage device, memory controller and data writing method | |
| WO2020206879A1 (en) | Method and device for automatically adapting link width of pcie port, electronic apparatus and storage medium | |
| CN115203099A (en) | System including PIPE 5-to-PIPE 4 converter and method thereof | |
| CN113824741A (en) | IIC device communication method, apparatus, device, system and medium | |
| TWI554878B (en) | Translator and method for reading and writing data thereof | |
| CN113468028B (en) | Device management method for computing device, apparatus and medium | |
| US8214569B2 (en) | Method for reading and writing non-standard register of serial advanced technology attachment (SATA) device | |
| CN105825898A (en) | Dynamic memory testing device and testing method thereof | |
| US10120828B2 (en) | Bridge for bus-powered peripheral device power management | |
| CN107704417A (en) | The method and its communication system to be communicated with equipment under test | |
| CN104866446A (en) | Transfer interpreter and data reading and writing method of transfer interpreter | |
| TW201517048A (en) | Method of detecting memory modules, memory control circuit unit and storage apparatus | |
| US9779012B1 (en) | Dynamic and global in-system debugger | |
| CN113034873A (en) | Sensor communication method, device and system | |
| CN103823704A (en) | Flash memory simulation method and simulator | |
| CN109214143A (en) | The soft core property right protection of IP and infringement identification method based on USB3.2 agreement TS1 training sequence |