TWI441568B - The surface treatment structure of the circuit pattern - Google Patents
The surface treatment structure of the circuit pattern Download PDFInfo
- Publication number
- TWI441568B TWI441568B TW101100943A TW101100943A TWI441568B TW I441568 B TWI441568 B TW I441568B TW 101100943 A TW101100943 A TW 101100943A TW 101100943 A TW101100943 A TW 101100943A TW I441568 B TWI441568 B TW I441568B
- Authority
- TW
- Taiwan
- Prior art keywords
- metal layer
- surface treatment
- treatment structure
- thickness
- pattern
- Prior art date
Links
Landscapes
- Manufacturing Of Printed Wiring (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
Description
本發明涉及一種線路圖案之表面處理結構，主要是以貴金屬鈀形成薄層的表面處理結構，而減少傳統技術所出現的問題。The present invention relates to a surface treatment structure for a wiring pattern, which is mainly a surface treatment structure in which a noble metal palladium is formed into a thin layer, thereby reducing the problems occurring in the conventional art.
在印刷電路基板上形成線路圖案之後，由於目前常用的焊接線為金線，而線路圖案通常的材質為銅或鋁，由於材質的不同，都會影響到打線的接著性。參閱第一圖，習用技術線路圖案之表面處理結構的示意圖。習用技術線路圖案之表面處理結構30主要形成在印刷電路基板100表面的線路圖案10上，該線路圖案10通常為銅凸塊，而線路圖案之表面處理結構30包含鎳層31及金層33，金層33主要是利用與焊線相同的材質來提升打線的接著性，而鎳層31主要是阻絕線路圖案中的銅離子擴散至金層33中，而避免打線的接著度受到影響。After the circuit pattern is formed on the printed circuit board, since the commonly used soldering wire is a gold wire, and the circuit pattern is usually made of copper or aluminum, the bonding property of the wire is affected by the material. Referring to the first figure, a schematic diagram of a surface treatment structure of a conventional circuit pattern. The surface treatment structure 30 of the conventional circuit pattern is mainly formed on the circuit pattern 10 on the surface of the printed circuit board 100. The line pattern 10 is usually a copper bump, and the surface pattern structure 30 of the line pattern includes a nickel layer 31 and a gold layer 33. The gold layer 33 mainly uses the same material as the bonding wire to improve the adhesion of the wire bonding, and the nickel layer 31 mainly blocks the diffusion of copper ions in the wiring pattern into the gold layer 33, and the adhesion of the wire is prevented from being affected.
然而，隨著科技的進步，對於線寬、線厚度的要求越來越嚴謹，由於傳統上的鎳層厚度約為5μm，而金層厚度約0.5μm，因此，由於線路的厚度變高，而無法在高度的限制上達到較高的線路密度，另外，隨著金價上升，金的厚度越厚，則成本越高，此外，由於鎳的材料性質，厚度難以非常均勻，這可能導致運用在細線路時，產生間距不足、短路的現象。However, with the advancement of technology, the requirements for line width and line thickness are becoming more and more strict. Since the thickness of the conventional nickel layer is about 5 μm and the thickness of the gold layer is about 0.5 μm, the thickness of the line becomes high, It is impossible to achieve higher line density in height limitation. In addition, as the price of gold rises, the thicker the thickness of gold, the higher the cost. In addition, due to the material properties of nickel, the thickness is difficult to be very uniform, which may result in the use of thin lines. When the road is used, there is a phenomenon of insufficient pitch and short circuit.
因此，需要一種能夠減少成本、提升線路堆疊密度，克服傳統技術中面臨之各種問題的線路圖案之表面處理結構。Therefore, there is a need for a surface treatment structure for a line pattern capable of reducing cost, increasing line stack density, and overcoming various problems faced in the conventional art.
本發明的主要目的在於提供一種線路圖案之表面處理結構，線路圖案之表面處理結構形成在印刷電路基板表面的線路圖案上，該線路圖案通常為銅線路，而線路圖案之表面處理結構可以包含下到上堆疊的第一金屬層、第二金屬層以及第三金屬層，第一金屬層的材質為鎳或是金，第二金屬層的材質為鈀(Pd)，而第三金屬層的材質為金，第一金屬層、第二金屬層以及第三金屬層的厚度範圍分別在0.01μm至0.1μm、0.03μm至0.15μm、0.03μm至0.15μm；此外，也可以省略第一金屬層，使線路圖案之表面處理結構僅包含以鈀所製成的第二金屬層及以金所製成的第三金屬層。The main object of the present invention is to provide a surface treatment structure for a line pattern. The surface treatment structure of the line pattern is formed on a circuit pattern on the surface of the printed circuit board. The line pattern is usually a copper line, and the surface treatment structure of the line pattern can include To the upper first metal layer, the second metal layer and the third metal layer, the first metal layer is made of nickel or gold, the second metal layer is made of palladium (Pd), and the third metal layer is made of a material The thickness of the first metal layer, the second metal layer, and the third metal layer is in the range of 0.01 μm to 0.1 μm, 0.03 μm to 0.15 μm, and 0.03 μm to 0.15 μm, respectively. Further, the first metal layer may be omitted. The surface treatment structure of the wiring pattern comprises only a second metal layer made of palladium and a third metal layer made of gold.
本發明主要在應用第二金屬層的材質為鈀(Pd)，有效地隔絕線路圖案中銅原子的擴散至外層，使得打線接著效果能夠提升，且達到較佳的均勻度，進而降低了整體的厚度，進而減少成本，更能夠使電路圖案的線路寬度減低、提高整體線路的堆疊密度，而提升了工業應用性。The invention mainly uses the material of the second metal layer to be palladium (Pd), which effectively isolates the diffusion of copper atoms in the circuit pattern to the outer layer, so that the wire bonding effect can be improved and the uniformity is achieved, thereby reducing the overall The thickness, and thus the cost, can further reduce the line width of the circuit pattern and increase the stacking density of the overall circuit, thereby improving industrial applicability.
以下配合圖式及元件符號對本創作之實施方式做更詳細的說明，俾使熟習該項技藝者在研讀本說明書後能據以實施。The implementation of the present invention will be described in more detail below with reference to the drawings and component symbols, so that those skilled in the art can implement the present specification after studying the present specification.
參閱第二圖，本發明線路圖案之表面處理結構第一實施例的示意圖。如第二圖所示，本發明第一實施例之線路圖案之表面處理結構20主要形成在印刷電路基板100表面的線路圖案10上，該線路圖案10通常為銅線路，而線路圖案之表面處理結構20包含由下到上堆疊的第一金屬層21、第二金屬層23以及第三金屬層25，第一金屬層21的材質為鎳或是金，第二金屬層23的材質為鈀(Pd)，而第三金屬層25的材質為金，第一金屬層21、第二金屬層23以及第三金屬層25的厚度範圍分別在0.01μm至0.1μm、0.03μm至0.15μm、0.03μm至0.15μm，且第一金屬層21、第二金屬層23以及第三金屬層25是以電鍍、無電鍍、蒸鍍或濺鍍方式來形成。Referring to the second figure, a schematic view of a first embodiment of a surface treatment structure of a circuit pattern of the present invention. As shown in the second figure, the surface treatment structure 20 of the line pattern according to the first embodiment of the present invention is mainly formed on the wiring pattern 10 on the surface of the printed circuit board 100, and the line pattern 10 is usually a copper line, and the surface pattern of the line pattern is processed. The structure 20 includes a first metal layer 21, a second metal layer 23, and a third metal layer 25 stacked from bottom to top. The first metal layer 21 is made of nickel or gold, and the second metal layer 23 is made of palladium. Pd), and the material of the third metal layer 25 is gold, and the thicknesses of the first metal layer 21, the second metal layer 23, and the third metal layer 25 are respectively in the range of 0.01 μm to 0.1 μm, 0.03 μm to 0.15 μm, and 0.03 μm. Up to 0.15 μm, and the first metal layer 21, the second metal layer 23, and the third metal layer 25 are formed by electroplating, electroless plating, vapor deposition, or sputtering.
參閱第三圖，本發明線路圖案之表面處理結構第二實施例的示意圖。本發明第二實施例之線路圖案之表面處理結構22與第一實施例相似，差異僅再於第二實施例之線路圖案之表面處理結構22僅包含第二金屬層23以及第三金屬層25，第二金屬層23的材質為鈀(Pd)，而第三金屬層25的材質為金，第二金屬層23以及第三金屬層25的厚度範圍分別是0.03μm至0.15μm以及0.03μm至0.15μm，且第二金屬層23以及第三金屬層25是以電鍍、無電鍍、蒸鍍或濺鍍方式來形成。Referring to the third figure, a schematic view of a second embodiment of the surface treatment structure of the circuit pattern of the present invention. The surface treatment structure 22 of the line pattern of the second embodiment of the present invention is similar to the first embodiment, and the surface treatment structure 22 differing only from the line pattern of the second embodiment includes only the second metal layer 23 and the third metal layer 25. The material of the second metal layer 23 is palladium (Pd), and the material of the third metal layer 25 is gold, and the thickness of the second metal layer 23 and the third metal layer 25 are respectively 0.03 μm to 0.15 μm and 0.03 μm to 0.15 μm, and the second metal layer 23 and the third metal layer 25 are formed by electroplating, electroless plating, evaporation, or sputtering.
本發明的目的主要在於應用第二金屬層的材質為鈀(Pd)，有效地隔絕線路圖案中銅原子的擴散至外層，使得打線接著效果能夠提升，且達到較佳的均勻度，進而降低了整體的厚度，進而減少成本，更能夠使電路圖案的線路寬度減低、提高整體線路的堆疊密度，而提升了工業應用性。The object of the present invention is mainly to apply the material of the second metal layer to palladium (Pd), which effectively isolates the diffusion of copper atoms in the circuit pattern to the outer layer, so that the wire bonding effect can be improved, and the uniformity is achieved, thereby reducing the uniformity. The overall thickness, which in turn reduces the cost, can further reduce the line width of the circuit pattern and increase the stacking density of the overall circuit, thereby improving industrial applicability.
以上所述者僅為用以解釋本發明之較佳實施例，並非企圖據以對本發明做任何形式上之限制，是以，凡有在相同之精神下所作有關本創作之任何修飾或變更，皆仍應包括在本創作意圖保護之範疇。The above is only a preferred embodiment for explaining the present invention, and is not intended to limit the invention in any way, so that any modifications or alterations to the present invention made in the same spirit, They should still be included in the scope of this creative intent.
10．．．線路圖案10. . . Line pattern
20．．．線路圖案之表面處理結構20. . . Surface treatment structure of line pattern
21．．．第一金屬層twenty one. . . First metal layer
22．．．線路圖案之表面處理結構twenty two. . . Surface treatment structure of line pattern
23．．．第二金屬層twenty three. . . Second metal layer
25．．．第三金屬層25. . . Third metal layer
31．．．鎳層31. . . Nickel layer
33．．．金層33. . . Gold layer
100．．．印刷電路基板100. . . Printed circuit board
第一圖是習用技術線路圖案之表面處理結構的示意圖。The first figure is a schematic diagram of the surface treatment structure of a conventional technical circuit pattern.
第二圖是本發明線路圖案之表面處理結構第一實施例的示意圖。The second drawing is a schematic view of a first embodiment of the surface treatment structure of the wiring pattern of the present invention.
第三圖是本發明線路圖案之表面處理結構第二實施例的示意圖。The third figure is a schematic view of a second embodiment of the surface treatment structure of the wiring pattern of the present invention.
10．．．線路圖案10. . . Line pattern
20．．．線路圖案之表面處理結構20. . . Surface treatment structure of line pattern
21．．．第一金屬層twenty one. . . First metal layer
23．．．第二金屬層twenty three. . . Second metal layer
25．．．第三金屬層25. . . Third metal layer
100．．．印刷電路基板100. . . Printed circuit board
Claims (5)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW101100943A TWI441568B (en) | 2012-01-10 | 2012-01-10 | The surface treatment structure of the circuit pattern |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW101100943A TWI441568B (en) | 2012-01-10 | 2012-01-10 | The surface treatment structure of the circuit pattern |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201330707A TW201330707A (en) | 2013-07-16 |
| TWI441568B true TWI441568B (en) | 2014-06-11 |
Family
ID=49225935
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101100943A TWI441568B (en) | 2012-01-10 | 2012-01-10 | The surface treatment structure of the circuit pattern |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI441568B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI488198B (en) * | 2013-08-02 | 2015-06-11 | Cyntec Co Ltd | Method of manufacturing multi-layer coil |
-
2012
- 2012-01-10 TW TW101100943A patent/TWI441568B/en active
Also Published As
| Publication number | Publication date |
|---|---|
| TW201330707A (en) | 2013-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5502624B2 (en) | Wiring board manufacturing method and wiring board | |
| JP2008263125A5 (en) | ||
| JP2009194322A5 (en) | ||
| CN103052280B (en) | Method for manufacturing substrate with conductive through hole | |
| JPWO2012132880A1 (en) | Ceramic multilayer substrate | |
| TWI441568B (en) | The surface treatment structure of the circuit pattern | |
| JP2011054620A (en) | Method of manufacturing multilayer wiring board | |
| US9707706B2 (en) | Flexible substrate embedded with wires and method for fabricating the same | |
| TWI496226B (en) | Printed circuit board structure and method for protecting metal pad from being scraped | |
| JP2012014756A5 (en) | ||
| US20130284500A1 (en) | Laminate circuit board structure | |
| WO2016190224A1 (en) | Blackening plating solution and conductive substrate | |
| US20130233602A1 (en) | Surface treatment structure of circuit pattern | |
| TWI710291B (en) | Connecting structure and method for connecting stacked circuits boards using the same | |
| JP3194261U (en) | Ferrite substrate | |
| TW201410083A (en) | Circuit board and backlight module using same | |
| JP2010028107A5 (en) | ||
| CN103249256A (en) | Surface treatment structure for circuit patterns | |
| TWI701096B (en) | Lds optical device and manufacturing processes thereof | |
| JP2010067888A5 (en) | ||
| WO2009034628A1 (en) | Solder precoated substrate, mounting substrate, and solder precoating method | |
| KR20120113633A (en) | The printed circuit board and the method for manufacturing the same | |
| TWI412452B (en) | Circuit board structure including composite material and method for forming the same | |
| TWI726432B (en) | Multi-cut gold finger structure and manufacturing method thereof | |
| JP7459492B2 (en) | wiring board |