TWI317602B - Digital camera, memory medium stored with action frequency set program, and image processing device - Google Patents

Digital camera, memory medium stored with action frequency set program, and image processing device Download PDF

Info

Publication number
TWI317602B
TWI317602B TW095131883A TW95131883A TWI317602B TW I317602 B TWI317602 B TW I317602B TW 095131883 A TW095131883 A TW 095131883A TW 95131883 A TW95131883 A TW 95131883A TW I317602 B TWI317602 B TW I317602B
Authority
TW
Taiwan
Prior art keywords
operating frequency
image
buffer
processing
image buffer
Prior art date
Application number
TW095131883A
Other languages
Chinese (zh)
Other versions
TW200731783A (en
Inventor
Jun Hosoda
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Publication of TW200731783A publication Critical patent/TW200731783A/en
Application granted granted Critical
Publication of TWI317602B publication Critical patent/TWI317602B/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10527Audio or video recording; Data buffering arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10527Audio or video recording; Data buffering arrangements
    • G11B2020/1062Data buffering arrangements, e.g. recording or playback buffers
    • G11B2020/10675Data buffering arrangements, e.g. recording or playback buffers aspects of buffer control
    • G11B2020/10712Data buffering arrangements, e.g. recording or playback buffers aspects of buffer control buffer capacity, e.g. when the buffer capacity is exhausted, buffered data are overwritten with more recent data, accepting that the old data are lost

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Devices (AREA)
  • Television Signal Processing For Recording (AREA)

Description

1317602 九、發明說明: 【發明所屬之技術領域】 本發明係關於將攝影所取得之影像作爲影像資料記錄 之數位相機、儲存動作頻率設定程式之記憶媒體及影像處 理裝置。 η 【先前技術】 以往,在數位相機中,將攝影所得到之影像資料暫時 儲存於緩衝記憶體,當該緩衝記憶體所暫時儲存的影像資 • 料達到既定單位時,對該既定單位之各影像資料施加既定 _ 的壓縮處理,例如在該緩衝記憶體內轉換成JPEG形式之影 像資料(JPEG資料),並將其向記憶卡等之記錄媒體傳送, 而進行寫入。然後,該緩衝記憶體所暫時儲存的JPEG資料 ,隨著對該記錄媒體之傳送或寫入處理的結束,由該緩衝 記憶體中刪除,或准許對其再寫入的處理。 又,亦已知一種數位相機,在該緩衝記憶體存在充分 之空容量時,至少若對該緩衝記憶體的暫時儲存結束時, • 利用所轉換之JPEG資料不會消失而可移至下一攝影,而優 先實施對該緩衝記憶體之影像資料的儲存處理等,藉由將 對該記錄媒體實施傳送或寫入處理的優先順序降爲比其低 ’而可在更短之時間間隔進行下一次攝影,這是所謂的快 拍或連拍。 可是’在攜帶式資訊處理終端機,習知上係藉由因應 於負荷量改變動作頻率’而降低其耗電力者,這是在負荷 重時使中央處理裝置,即CPU(中央處理器)或MPU(微處理 Ί317602 器)之動作頻率(驅動頻率)增加,在負荷輕時使降低。換言 之,習知上藉由因應於在單位時間可處理的處理量並改變 動作頻率,而降低其耗電力者(例如,參照特開2002-366252 號公報),這是對於作爲CPU等之每單位時間可處理的處理 ^ 量之動作速度,在單位時間應處理的處理量多時予以增加 ,而在少時則予以減少。 【發明內容】 (發明要解決之課題) φ 可是,在以往之數位相機,一般CPU等的動作頻率係 _ 固定。因而,在動作中動作頻率位於遠比資料處理量等所 需更高之狀態亦很多,因爲在這種狀態浪費作爲電源的電 池(二次電池),所以在設法使電池壽命,即連續運轉時間 長期化上成爲障礙。由於這件事,在數位相機亦想到改變 動作頻率。在此情況,若攝影時(將影像資料取入緩衝器記 憶體時)提高CPU等的動作頻率,而在顯示直通影像之攝影 等待狀態時則降低CPU等的動作頻率,可有效地抑制電池 ® 之無益的浪費。 可是,如上所述,在優先實施對緩衝記憶體之影像資 料的儲存處理等,而將對記錄媒體實施傳送或寫入處理的 優先順序降爲比其低之情況,在移至顯示直通影像之攝影 等待狀態後,亦存在繼續實施對記錄媒體的傳送或寫入處 理之期間。此時,若降低CPU等的動作頻率,例如在連續 地實施速拍或連拍時,會有以前所拍攝之影像資料不斷地 儲存於緩衝記憶體,不久緩衝記憶體變成無空容量,而暫 -6 _ 1317602 時無法馬上進行下一攝影的問題。 即,爲了可在更短之時間間隔進行連續攝影’藉由將 在攝影時所得到之影像資料暫時儲存於緩衝記憶體後’將 其寫入記憶卡等的記錄媒體,而滅少至下一攝影爲止之等 待時間的情況,在等待攝影動作之結束後的下一攝影之期 間,與其平行地進行由緩衝記憶體將影像資料寫入記錄媒 體的動作。因此,如上述所示,降低在攝影等待狀態之動 作頻率時,變成在對記憶媒體之影像資料的寫入結束以前 ,降低其處理速度。因而,連續地攝影時,會有以前所拍 攝之影像資料不斷地儲存於緩衝記憶體,不久無法馬上進 行下一攝影的問題。 本發明係鑑於這種以往的問題而開發者,其目的在提 供可一面使電池壽命變長,一面實現連續的速拍或連拍之 在短的時間間隔之連續攝影的數位相機,及爲了實現上述 所使用之動作頻率設定程式,和可一面使電池壽命變長, 一面實現在短的時間間隔之連續記錄的影像處理裝置。 【解決課題之方式】 爲了解決該課題,在申請專利範圍第1項之發明,係 一種數位相機,在將攝影所取得之影像資料暫時儲存於影 像緩衝器後,由該影像緩衝器記錄於記錄媒體的數位相機 ,作成具備有:處理裝置,由該影像緩衝器讀出所暫時儲 存之影像資料,並記錄於該記錄媒體,而且控制相機的各 部:判定手段,判定該影像緩衝器之狀態;及設定手段, 將該處理裝置之動作頻率設定爲因應於該判定手段所判定 1317602 之影像緩衝器的狀態之動作頻率,該處理裝置係根據該設 定手段所設定之動作頻率動作。 又,在申請專利範圍第2項之發明,作成:該判定手 段判定有無使用該影像緩衝器;該設定手段,在該判定手 段判定使用影像緩衝器時,將該處理裝置之動作頻率設爲 第一動作頻率,而且在該判定手段判定未使用影像緩衝器 時,將該處理裝置之動作頻率設爲比該第一動作頻率低的 第二動作頻率。 • 又,在申請專利範圍第3項之發明,作成:該判定手 _ 段判定該影像緩衝器之空容量的狀態;該設定手段因應於 該判定手段所判定之空容量的狀態,設定該處理裝置之動 作頻率。 又,在申請專利範圍第4項之發明,作成:該判定手 段藉由判斷該影像緩衝器之空容量是否爲既定的臨限値以 上,而判定該影像緩衝器之空容量的狀態;該設定手段, 在該判定手段判斷該影像緩衝器之空容量不是既定的臨限 • 値以上時,將該處理裝置之動作頻率設爲第一動作頻率, 而且在該判定手段判斷該影像緩衝器之空容量是既定的臨 限値以上時,將該處理裝置之動作頻率設爲比該第一動作 頻率低的第二動作頻率。 又,在申請專利範圍第5項之發明,作成具備有:臨 限値記憶手段,儲存該判定手段判定該影像緩衝器之空容 量的狀態時之該臨限値;及臨限値變更手段,變更該臨限 値記憶手段所儲存的臨限値,該設定手段根據以該臨限値 1317602 定之動作頻率動作。 【發明之效果】 如以上所示,在申請專利範圍第1項之發明,即使在 降低裝置的動作速度以使電池壽命變長之情況,在影像資 料之記錄時,亦可將裝置的動作速度作成適合對記錄媒體 之影像資料的記錄動作之速度。因而,可一面使電池壽命 變長,一面可實現在短間隔之連續攝影。 又,在申請專利範圍第2項之發明,在對記錄媒體之 • 影像資料的記錄途中不會降低動作頻率,在影像資料之記 „ 錄結束後,可將動作頻率降低至因應於和影像資料之記錄 動作平行且在影像資料的記錄結束後亦繼續之動作的動作 頻率。因而,可一面使電池壽命變長,一面可實現在短間 隔之連續攝影。 又,在申請專利範圍第3項及第4項之發明,在無礙 於後續之影像資料的記錄動作之範圍內,在影像資料的記 錄途中亦可降低動作頻率。因而,可一面使電池壽命更加 ^ 變長’ 一面可實現在短間隔之連續攝影。 此外,在申請專利範圍第5項之發明,作成在無礙於 後續之影像資料的記錄動作之範圍內,可變更在影像資料 的記錄途中降低動作頻率的頻度。因而,可一面使電池壽 命更加變長,一面可實現在短間隔之連續攝影。 又在申請專利範圍第6項之發明,作成在無礙於後續 之影像資料的記錄動作之範圍內,可將在影像資料的記錄 途中降低動作頻率的頻度,變更爲因應於電源電池之殘餘 -10- 1317602 長 變 加 更 命 壽 池 電 使 面。 1 影 可攝 , 續 而連 因之 0 度間 頻短 之在 效現 有實 的可 量面 電一 又,在申請專利範圍第8項之發明’係作成即使在降 低裝置的動作速度以使電池壽命變長之情況,在影像資料 之記錄時,亦可將裝置的動作速度作成適合對第2記憶手 段之影像資料的記錄動作之速度。因而,可一面使電池壽 命變長,一面可實現在短間隔之連續攝影。 【實施方式】 (第1實施形態) 以下,根據附圖說明本發明之一實施形態。第1圖係 表示具有AE(自動曝光控制)、AWB(自動白色平衡)、AF( 自動對焦控制)等之一般的功能之各實施形態共用的數位 相機1之電氣構造的槪略之方塊圖。 數位相機1以進行系統整體之控制的CPU2爲中心, 由以下之各部構成。在圖中,鏡頭組件3係表示包含沈胴 式之變焦鏡頭及對焦鏡頭的光學系之驅動機構的組件,用 以控制屬其驅動源之馬達4的驅動之馬達驅動器5,經由 匯流排6和CPU2連接。然後,因應於來自CPU2之控制信 號’藉由馬達驅動器5驅動馬達4,而控制因應於該光學 系之變焦倍率的變更之移動、或在電源開關時等之來自相 機本體的伸出動作、及對相機本體之收容動作。又,在匯 流排6 ’亦因應於需要連接包含發出攝影輔助光之發光管 、及其驅動電路等的閃光燈電路7。 又’數位相機1具有作爲攝影元件的CCD8。CCD8按 1317602 照時序產生器(TG: Timing Generator)9根據CPU2之命令 所產生的時序信號由垂直及水平驅動器10驅動,並向類比 信號處理部11輸出因應於以該光學系所成像之被照物的 光學像之類比攝影信號。類比信號處理部11係由:以相關 、雙重取樣除去CCD8之輸出信號所含的雜訊之CDS電路、 將已除去雜訊之攝影信號轉換成數位信號的A/D轉換器等 所構成,並向影像處理部1 2輸出被轉換成數位信號之攝影 信號。 • 影像處理部1 2對所輸入之攝影信號施加消隱脈衝限 . 制(pedestal clamp)等的處理,而將其轉換成亮度(Y)信號及 色差(UV)信號,而且進行自動白色平衡、輪廓加強、像素 內插等之數位信號處理。將在影像處理部12所轉換之YUV 資料依次儲存於SDRAM13,而且在攝影用之記錄(REC)模 式每儲存一個圖框分量的資料(影像資料)就轉換成影像信 號,並向具有背光14a之液晶監視器(LCD)14傳送,作爲 直通影像顯示於畫面。 ® 又,在按了快門按鍵之攝影處理執行時,以CPU2將 SDRAM13所暫存之影像資料(YUV資料)壓縮,並暫時儲存 於SDRAM13內的暫存區域(以後僅稱爲影像緩衝器)後,最 後作爲既定之格式的影像檔而記錄於外部記憶體1 5。在本 實施形態,外部記憶體1 5係自由裝卸於經由未圖示之卡界 面所連接的相機本體的記憶卡。外部記憶體1 5所記錄之影 像檔,在播放模式因應於使用者之選擇操作由CPU2讀出 而且解壓縮,並作爲YUV資料在SDRAM13展開後,顯示 -12- 1317602 於液晶監視器(LCD)14。 快閃記憶體1 6係程式記憶體,同時係內藏影 體,在快閃記憶體1 6確保程式區域、和位於未安 記憶體1 5之狀態時儲存攝影影像(壓縮後的影像j 像儲存區域。 在該程式區域,將用以控制相機整體之程式 存在CPU2,尤其在本實施形態中,係使本發明之 的CPU2儲存具有作爲判定手段、設定手段之功 # 、和後述之動作所需的資料。此外,在程式區域 .. 程式或資料以外,亦儲存因應於使用者之設定操 地設定之關於數位相機1的各種功能之設定資料 又,微電腦17連接在CPU2,而在微電腦17 輸入部18、和用以將例如鎳氫電池等之可充電白 之電力供給該各部的電源控制電路20。按鍵輸A 電源按鈕或用以指示攝影之快門按鍵、變焦操作 式切換鍵等的未圖示之開關類所構成。此外,快 ® 具有使用者可用以進行預告攝影之半按位置、和 實際的攝影動作之全按(壓到底)位置的2階段之 謂的半快門按鍵功能者。 而,微電腦17定期地掃描在按鍵輸入部18 的操作狀態,並因應於使用者之開關操作的內溶 傳送操作信號。此外,控制電源控制電路20,而 檢測電池1 9之電壓,並向CPU2傳送其檢測結果 另一方面,第2圖係表示在該快閃記憶體1 6 像的記憶 裝該外部 ¥料)的影 或資料儲 處理裝置 能的程式 ’除了該 作或自動 〇 連接按鍵 3電池19 部18由 按鈕、模 門按鍵係 用以指示 操作的所 之開關類 向 CPU2 且定期地 〇 之程式區 -13- 1317602 域所儲存的程式之任務(task)構成圖,CPU2藉由根據既定 之動作頻率(驅動頻率)執行這些任務,而控制數位相機i 之各部。各任務之槪要如以下所示。 ROOT任務(T1)係進行電源剛投入後之硬體的初始化 、程式及資料之載入、軟體的初始化之任務。 KEY任務(T2)係用以由微電腦17接受快門按鍵等之按 鍵操作或電池殘餘電量資訊等的任務。 REC主任務(T3)係REC模式之主任務。 • REC管理任務(T4)係控制在REC模式之主要的動作之 . 任務。 DISP管理任務(T5)係經由DISP驅動器(dl)控制顯示 之任務。 FILE管理任務(T6)係係經由FILE驅動器(d2)控制對檔 案系統之存取的任務。 IMAGE任務(T7)係進行CCD8之控制和來自CCD8之 影像資料的加工之任務。 ® LENS任務(Τ'8)係控制鏡頭組件3的任務。 MEASURE任務(T9)係進行AE/AWB/AF處理之任務。 此外,OS服務T0係管理包含記憶體管理之系統整體的作 業系統。 其次’說明在由以上之構造所構成的數位相機1之本 發明的動作。數位相機1在設定REC模式時進行第3圖所 示之動作’而且在該期間爲了使電池19之壽命,即連續運 轉時間變長,如後所述,適當地變更CPU2之動作頻率,[Technical Field] The present invention relates to a digital camera for recording an image obtained by photographing as image data, a memory medium for storing an operation frequency setting program, and a video processing device. η [Prior Art] In the past, in digital cameras, the image data obtained by photography is temporarily stored in the buffer memory. When the image data temporarily stored in the buffer memory reaches a predetermined unit, each of the predetermined units The video data is subjected to compression processing of a predetermined _, for example, converted into JPEG format video data (JPEG data) in the buffer memory, and transmitted to a recording medium such as a memory card to be written. Then, the JPEG data temporarily stored in the buffer memory is deleted from the buffer memory or permitted to be rewritten after the end of the transfer or writing process to the recording medium. Moreover, a digital camera is also known. When the buffer memory has sufficient empty capacity, at least when the temporary storage of the buffer memory is completed, • the converted JPEG data does not disappear and can be moved to the next. Photography, and preferentially performing storage processing of the image data of the buffer memory, etc., by lowering the priority order of performing transfer or writing processing on the recording medium to be lower than ', and can be performed at a shorter time interval One shot, this is called a snap or continuous shot. However, 'in a portable information processing terminal, it is conventionally to reduce the power consumption by changing the operating frequency according to the load amount', which is to make the central processing unit, that is, the CPU (Central Processing Unit) or The operating frequency (drive frequency) of the MPU (Micro-Processing Ί 317602) is increased, and it is lowered when the load is light. In other words, it is conventionally possible to reduce the power consumption by responding to the amount of processing that can be handled at a unit time and changing the frequency of the operation (for example, refer to Japanese Laid-Open Patent Publication No. 2002-366252), which is for each unit as a CPU or the like. The processing speed of the processing time that can be processed is increased when the processing amount to be processed per unit time is increased, and is decreased when there is little processing. SUMMARY OF THE INVENTION (Problems to be Solved by the Invention) φ However, in the conventional digital camera, the operating frequency of the general CPU or the like is fixed. Therefore, in the operation, the operating frequency is much higher than the data processing amount and the like, and since the battery (secondary battery) as the power source is wasted in this state, the battery life, that is, the continuous operation time, is managed. Long-term becoming an obstacle. Because of this, digital cameras also want to change the frequency of action. In this case, when the image is taken (when the image data is taken into the buffer memory), the operating frequency of the CPU or the like is increased, and when the shooting standby state of the through image is displayed, the operating frequency of the CPU or the like is lowered, and the battery® can be effectively suppressed. Unhelpful waste. However, as described above, priority is given to the storage processing of the image data of the buffer memory, and the priority of the transfer or writing process to the recording medium is lowered to be lower than that, and the image is moved to the display through image. After the photographing standby state, there is also a period in which the transfer or writing processing to the recording medium is continued. At this time, if the operating frequency of the CPU or the like is lowered, for example, when the snapshot or the continuous shooting is continuously performed, the previously captured image data is continuously stored in the buffer memory, and soon the buffer memory becomes the empty capacity, and the buffer memory becomes temporarily empty. -6 _ 1317602 The problem of the next photography cannot be performed immediately. That is, in order to perform continuous photography at a shorter time interval, by temporarily storing the image data obtained at the time of shooting in the buffer memory, it is written into a recording medium such as a memory card, and the image is destroyed to the next. In the case of the waiting time until the shooting, the image data is written into the recording medium by the buffer memory in parallel with the next shooting after the end of the shooting operation. Therefore, as described above, when the operation frequency of the photographing standby state is lowered, the processing speed is lowered until the writing of the image data of the memory medium is completed. Therefore, when photographing continuously, there is a problem that the image data previously photographed is continuously stored in the buffer memory, and the next photograph cannot be performed immediately. The present invention has been made in view of such conventional problems, and an object of the present invention is to provide a digital camera capable of continuous shooting at a short time interval while achieving continuous rapid shooting or continuous shooting while achieving a long battery life, and in order to realize The above-described operation frequency setting program and an image processing apparatus capable of continuously recording at short time intervals while making the battery life longer. [Means for Solving the Problem] In order to solve the problem, the invention of claim 1 is a digital camera in which image data acquired by photography is temporarily stored in an image buffer, and recorded in the image buffer by the image buffer. The digital camera of the medium is provided with: a processing device that reads the temporarily stored image data from the image buffer, records the recording data on the recording medium, and controls each part of the camera: a determining means to determine the state of the image buffer; And setting means, the operating frequency of the processing device is set to an operating frequency according to the state of the image buffer determined by the determining means 13176602, and the processing device operates according to the operating frequency set by the setting means. Further, in the invention of claim 2, the determination means determines whether or not the image buffer is used; and the setting means determines the operating frequency of the processing device when the determining means determines that the video buffer is used. An operating frequency, and when the determining means determines that the video buffer is not used, the operating frequency of the processing device is set to a second operating frequency lower than the first operating frequency. Further, in the invention of claim 3, the determination unit determines a state in which the empty capacity of the image buffer is determined; and the setting means sets the processing in accordance with the state of the empty capacity determined by the determination means. The operating frequency of the device. Further, in the invention of claim 4, the determination means determines the state of the empty capacity of the image buffer by determining whether or not the empty capacity of the image buffer is equal to or greater than a predetermined threshold; When the determining means determines that the empty capacity of the image buffer is not a predetermined threshold or more, the operating frequency of the processing device is set to a first operating frequency, and the determining means determines that the image buffer is empty. When the capacity is equal to or greater than a predetermined threshold, the operating frequency of the processing device is set to be lower than the first operating frequency. Further, in the invention of claim 5, the invention is provided with a threshold memory means for storing the state in which the determination means determines the empty capacity of the image buffer; and the threshold means for changing By changing the threshold stored in the memory device, the setting means operates according to the operating frequency set by the threshold 値1317602. [Effects of the Invention] As described above, in the invention of claim 1, even when the operating speed of the device is lowered to make the battery life longer, the operating speed of the device can be recorded during the recording of the image data. The speed at which the recording operation is suitable for the image data of the recording medium. Therefore, it is possible to achieve continuous shooting at short intervals while making the battery life longer. Moreover, in the invention of claim 2, the frequency of the operation is not reduced during the recording of the image data of the recording medium, and the frequency of the operation can be reduced to the corresponding image data after the recording of the image data is completed. The operation frequency of the operation in which the recording operation is parallel and continues after the recording of the image data is completed. Therefore, it is possible to realize continuous shooting at short intervals while making the battery life longer. Further, in the third application of the patent application and According to the invention of the fourth aspect, the frequency of the operation can be reduced during the recording of the image data without hindering the recording operation of the subsequent image data. Therefore, the battery life can be made longer and longer. In addition, in the invention of the fifth application of the patent application, it is possible to change the frequency of reducing the operating frequency during the recording of the image data within the range of the recording operation that does not hinder the subsequent image data. On the one hand, the battery life is further lengthened, and continuous photography at a short interval can be realized on one side. In the range of the recording operation that does not hinder the subsequent image data, the frequency of reducing the operating frequency during the recording of the image data can be changed to the residual of the power battery -10- 1317602 The electrician makes the face. 1 The film can be photographed, and the continuous and the 0 degree inter-frequency is short, and the existing real-world measurable surface electric power is again, and the invention of claim 8 is made even if the device is lowered. When the speed of the battery is increased, the speed of the device can be set to a speed suitable for recording the image data of the second memory means during recording of the image data. Therefore, the battery life can be lengthened. [Embodiment] (Embodiment) Hereinafter, an embodiment of the present invention will be described with reference to the drawings. Fig. 1 shows an AE (Automatic Exposure Control), AWB (Automatic White) A block diagram of the electrical structure of the digital camera 1 shared by the respective embodiments of the general functions such as balance) and AF (autofocus control). The CPU 2 that controls the entire system is centered and is composed of the following components. In the figure, the lens assembly 3 is a component that represents an optical system driving mechanism including a sunken zoom lens and a focus lens for controlling a driving source thereof. The motor driver 5 for driving the motor 4 is connected to the CPU 2 via the bus bar 6. Then, in response to the control signal from the CPU 2, the motor 4 is driven by the motor driver 5 to control the change in the zoom magnification of the optical system. Moving, or extending from the camera body during power switch, and receiving operation of the camera body. In addition, the bus bar 6' is also connected to the light-emitting tube including the photographic auxiliary light, and its driving circuit. The flash circuit 7. The 'digital camera 1' has a CCD 8 as an imaging element. The CCD 8 is driven by the vertical and horizontal drivers 10 in accordance with the timing signal generated by the timing generator (TG: Timing Generator) 9 according to the command of the CPU 2, and outputs to the analog signal processing unit 11 the illumination according to the image formed by the optical system. The optical image of matter is analogous to photographic signals. The analog signal processing unit 11 is composed of a CDS circuit that removes noise included in an output signal of the CCD 8 by correlation and double sampling, and an A/D converter that converts an image signal from which noise is removed into a digital signal, and the like. An image pickup signal converted into a digital signal is output to the image processing unit 12. • The image processing unit 12 applies a process such as a pedestal clamp to the input imaging signal, and converts it into a luminance (Y) signal and a color difference (UV) signal, and performs automatic white balance. Digital signal processing such as contour enhancement, pixel interpolation, and the like. The YUV data converted by the image processing unit 12 is sequentially stored in the SDRAM 13, and the data (image data) stored for each frame component in the recording (REC) mode for photography is converted into an image signal, and is directed to the image having the backlight 14a. The liquid crystal monitor (LCD) 14 transmits and displays it as a through image on the screen. ® When the photographic processing of the shutter button is pressed, the CPU 2 compresses the image data (YUV data) temporarily stored in the SDRAM 13 and temporarily stores it in the temporary storage area (hereinafter referred to simply as the image buffer) in the SDRAM 13 Finally, it is recorded in the external memory 15 as an image file of a predetermined format. In the present embodiment, the external memory 15 is detachably attached to a memory card of a camera body connected via a card interface (not shown). The image file recorded by the external memory 15 is read and decompressed by the CPU 2 in accordance with the user's selection operation in the playback mode, and is displayed as a YUV data after the SDRAM 13 is unfolded, and displays -12- 1317602 on the liquid crystal monitor (LCD). 14. Flash memory 1 6 is a program memory, and is also a built-in movie. The photographic image is stored in the flash memory 1 6 to ensure the program area and the state of the unseen memory 1 (compressed image j image) In the program area, the program for controlling the entire camera is stored in the CPU 2. In particular, in the present embodiment, the CPU 2 of the present invention stores the function # as a determination means and setting means, and an operation unit to be described later. In addition, in the program area: program or data, the setting information of various functions of the digital camera 1 is also set in response to the setting of the user's settings. The microcomputer 17 is connected to the CPU 2, and the microcomputer 17 is connected to the microcomputer 17. The input unit 18 and the power control circuit 20 for supplying the chargeable white power such as a nickel-hydrogen battery to the respective units. The button A input power button or the shutter button for indicating photographing, the zoom operation type switching button, and the like are not provided. The switch type shown in the figure. In addition, the Quick® has a half-press position that the user can use for preview photography, and a full press (press to the bottom) position of the actual shooting action. The two-stage half-shutter button function is provided by the microcomputer 17. The microcomputer 17 periodically scans the operation state of the key input portion 18 and transmits an operation signal in response to the user's switching operation. Further, the power supply control circuit 20 is controlled. And detecting the voltage of the battery 19, and transmitting the detection result to the CPU 2, on the other hand, the second figure shows the shadow or data storage processing device in the memory of the image of the flash memory. In addition to the program or the automatic connection button 3 battery 19 18 is used by the button, the mold button is used to indicate the operation of the switch type to the CPU2 and periodically stored in the program area -13 - 1317602 domain stored program The task constitutes a map, and the CPU 2 controls each part of the digital camera i by performing these tasks in accordance with a predetermined operating frequency (driving frequency). The tasks are as follows. The ROOT task (T1) is a task of initializing the hardware after the power is turned on, loading the program and data, and initializing the software. The KEY task (T2) is a task for the microcomputer 17 to accept a button operation such as a shutter button or battery residual power information. The REC main task (T3) is the main task of the REC mode. • The REC Management Task (T4) is the main action that controls the REC mode. The DISP Management Task (T5) controls the display of tasks via the DISP driver (dl). The FILE Management Task (T6) is the task of controlling access to the archive system via the FILE driver (d2). The IMAGE task (T7) is the task of controlling the CCD 8 and processing the image data from the CCD 8. The ® LENS task (Τ'8) is the task of controlling the lens assembly 3. The MEASURE task (T9) is the task of AE/AWB/AF processing. Further, the OS service T0 manages a job system including the entire system of memory management. Next, the operation of the present invention of the digital camera 1 constructed by the above configuration will be described. The digital camera 1 performs the operation shown in Fig. 3 when the REC mode is set. In the meantime, in order to increase the life of the battery 19, that is, the continuous operation time, the operating frequency of the CPU 2 is appropriately changed as will be described later.

(S -14- 1317602 即CPU2之每單位時間可處理的處理量之動作速度。 即’第3圖係表示在REC模式之數位相機1的動作內 容和CPU2之動作頻率的變化之圖。數位相機1在rec模 式之剛設定後等的攝影準備之REC直通狀態(1 ),僅顯示所 取入之影像和進行AE/AWB處理,單位時間內CPU2應處 理之處理量少,因爲對CPU2不會發生大的負荷,所以將 CPU2之動作頻率設爲低速的動作頻率(在本實施形態, f=3 2MHz)。在以後之半按快門按鍵的半快門狀態(2),進行 AE/AWB之決定及AF處理。因爲想在儘量短的時間進行此 處理,所以爲了 CPU2之動作速度變快,而將CPU2之動作 頻率切換爲高速的動作頻率(在本實施形態,f=81MHz)。在 接著依然保持半按快門按鍵之上鎖狀態(3),在將AE/AWB/ AF固定之狀態,和REC直通狀態(1)一樣,因爲僅進行REC 直通顯示,所以單位時間內CPU2應處理之處理量少,因 爲不需要高的動作速度,所以將CPU2之動作頻率設爲低 速的動作頻率。 接著將快門完全按下時,進入攝影處理(4)。在此’若 有閃光燈動作時,進行閃光燈發光處理、及以類比信號處 理部11將來自CCD8之電荷轉換成數位信號的處理、傳送 該數位資料之處理、將RGB形式之資料轉換成YUV資料 並進行JPEG化的處理。此時,因爲單位時間內CPU2應處 理之處理量多,當然處理快者較佳,所以選擇CPU2之動 作速度高的高速動作頻率。 接著,將被轉換成JPEG形式之影像資料暫時儲存於 -15- 1317602 SDRAM 1 3內的影像緩衝器,然後,開始對外部記憶體(記 憶卡)1 5之記錄。又,在此期間之緩衝器使用中(5) ’與其 平行地進行在往下一攝影的REC直通狀態(6)之取入影像 的顯示處理。然後,不論單位時間內CPU2應處理之處理 量,將CPU2之動作頻率保持高速一直至該影像緩衝器所 儲存的影像資料之對外部記憶體(記憶卡)1 5的記錄結束爲 止。在此,快門按鍵之半按操作僅當REC直通狀態時才可 能,快門按鍵之完全按下操作僅當AE/AF上鎖狀態時才可 • 能。 . 以上之動作,藉由CPU2伴隨REC模式之設定先執行 第2圖所示的REC主任務(T3)及REC管理任務(T4)而實現 。以下,說明在各任務之執行時CPU2的具體之處理內容 〇 第4圖係表示在REC主任務(T3)之CPU2的頻率變更 處理之流程圖。這種處理時,CPU2開始處理,而且隨時接 收來自上述的ROOT任務(T1)以外之其他的任務之訊息(步 ® 驟S A 1 ),接收其中一種訊息後,判定其內容(步驟s A 2)。 然後’在由該KEY任務(T2)收到表示已半按快門按鍵之訊 息時’若在該時刻之自己的動作頻率係低速(3 2MHz)(在步 驟SA3爲YES)的話,將動作頻率切換爲高速(8imHz)後( 步驟SA4),向該REC管理任務(T4)傳送半處理執行訊息( 步驟SA5);反之若自己的動作頻率不是低速(3 2MHz)(在步 驟SA3爲NO)的話’不進行動作頻率之切換,而馬上向該 REC管理任務(T4)傳送半處理執行訊息(步驟SA5)。 -16- 1317602 又,在由KEY任務(T2)收到表示快門按鍵已完全按下 之訊息時,若在該時刻之自己的動作頻率係低速時(3 2 Μ Η ζ) (在步驟SA6爲YES),亦將動作頻率切換爲高速(81MHz) 後(步驟SA7),向該REC管理任務(T4)傳送攝影處理執行 , 訊息(步驟SA8)。反之若自己的動作頻率不是低速時(32 MHz)(在步驟SA6爲NO),不進行動作頻率之切換,而馬 上向該REC管理任務(T4)傳送攝影處理執行訊息(步驟SA8) 〇 • 又,由REC主任務(T3),在收到表示影像緩衝器變成 - 空的訊息(表示影像緩衝器所儲存之全部的影像資料之對 外部記憶體15的記錄結束之訊息)時,在不是半處理(AF /AE處理)執行中之情況,即在步驟SA5向REC管理任務(T4) 傳送半處理執行訊息後,僅在由REC管理任務(T4)未收到 半處理執行訊息之情況(在步驟SA9爲NO),將自己的動作 頻率切換爲低速(32MHz)(步驟SA10)。 又,在由REC管理任務(T4)收到半處理執行訊息時, ^ 在不是影像緩衝器使用中之情況,即,在步驟SA8向REC 管理任務(T4)傳送攝影處理執行訊息後,僅在由REC管理 任務(T4)未收到表示影像緩衝器變成空的訊息之情況(在 步驟SA11爲NO),將自己的動作頻率切換爲低速(32MHz)( 步驟S A 1 0 )。以後,回到步驟S A 1,等待訊息之接收,而 且重複上述的處理。 第5圖係表示在和該處理平行(分時)地執行之該REC 管理任務(T4)的CPU2之處理內容的流程圖。在該處理時, -17- 1317602 CPU2首先將表示緩衝器之個數的計數變數Nb加以初始化 後(步驟SB1),隨時接收來自上述的ROOT任務(T1)以外之 其他的任務之訊息(步驟SB2),並判定所收到的訊息之內容 (步驟SB3)。 而,由REC主任務(T3)收到上述之半處理執行訊息後 ’執行由上述之AE/AWB的決定及AF處理構成之半處理( 步驟SB4)。然後,在處理結束之時刻向REC主任務(T3) 傳送半處理結束訊息(步驟SB5),並回到步驟SB2,等待訊 息之接收。 又,由REC主任務(T3)收到上述之攝影處理執行訊息 後,在SDRAM13內獲得影像緩衝器(步驟SB6),將該計數 變數Nb加1(步驟SB 7)。接著,在執行攝影處理後(步驟 SB8),向該FILE管理任務(T6)指示JPEG記錄處理之執行 (步驟SB9),並回到步驟SB2,等待訊息之接收。此外,攝 影處理意指將改轉換成JPEG形式之影像資料(JPEG資料) 儲存於影像緩衝器爲止的處理,而JPEG記錄處理意指將影 像緩衝器所儲存之JPEG資料記錄於外部記憶體1 5的處理 〇 不久,由該FILE管理任務(T6)接收訊息,在其內容係 JPEG記錄結束訊息時,開放一個影像緩衝器,即開放一個 影像分量(步驟SB11),並將計數變數Nb減1後(步驟SB12) ,檢查計數變數Nb是否爲"0"。在此,若計數變數Nb是1'0" 時(在步驟SB1 3爲YES),因爲影像緩衝器爲空,將該訊息 通知REC主任務(T3)(步驟SB14)。即,在本實施形態,實 -18* 1317602 際上係影像資料(JPEG資料)殘留於影像緩衝器之狀態,亦 在JPEG記錄處理結束的時刻,通知影像緩衝器係空的訊息 。又’若計數變數Nb不是"〇”時(在步驟SB13爲NO),直 接回到步驟SB2。以後,重複一樣的處理。 此外’在上述之處理中,雖然作成REC主任務(T3)在 向REC管理任務(T4)傳送攝影處理執行訊息後,將至由 REC管理任務(T4)接收影像緩衝器變成空爲止之狀態判斷 爲緩衝器使用中,但是亦可作成由REC管理任務(T4)向 REC主任務(T3),在開始對影像緩衝器儲存JPEG資料之時 刻’傳送表示開始儲存的訊息,並使REC主任務(T3),如 第3圖所示,將由在影像緩衝器之JPEG資料的開始儲存時 刻,至JPEG資料之讀出結束時刻爲止的狀態判斷爲緩衝器 使用中。 另一方面,第6圖(1)〜(5)係表示在重複上述之第4圖 及第5圖的處理之間進行連續攝影(連拍)的情況,該影像 緩衝器的資料之儲存狀態的變化之轉移圖。在第6圖,實 線之箭號表示對外部記憶體1 5寫入的JPEG資料之儲存區 域,虛線之箭號表示上次對外部記憶體1 5已寫入的JPEG 資料之儲存區域。 在此,在本實施形態,在REC模式於影像緩衝器內有 JPEG資料時,即,在至對外部記憶體15之JPEG資料的寫 入結束爲止之期間,CPU2之動作頻率經常設定爲高速 (8 1MHz),故CPU2之動作速度快,對外部記憶體15之資 料寫入的速度快。因此,即使影像緩衝器未確保必要以上 -19- 1317602 之容量時’使用影像緩衝器亦不會中斷地連拍多張(在第6 圖表示至4張爲止之狀態)影像。 而且,在對外部記憶體15之JPEG資料的寫入結束後 ,將CPU2之動作頻率切換爲低速(32MHz)。因而,在朝向 下次攝影之REC直通狀態的處理,即所取入之影像的顯示 處理,和上次之JPEG資料的寫入動作平行地進行,而且即 使在寫入結束後亦繼續進行時,在未進行連拍時,因爲裝 置在中途以低速動作,所以亦可減少耗電力。因而,可一 面使電池壽命變長,一面可實現連續的快拍或連拍之所謂 在短間隔的連續攝影。 (第2實施形態) 其次,說明本發明之第2實施形態。本實施形態係’ 在上述之數位相機1中,CPU2隨著REC模式的設定,執 行和第1實施形態相異內容之REC主任務(T3)及REC管理 任務(T4)者,CPU2係在功能上作爲本發明之判定手段、設 定手段、臨限値變更手段、及殘量檢測手段者。先說明和 第1實施形態之動作的差異,在第1實施形態’雖然作成 使用影像緩衝器時,即在影像緩衝器內對外部記憶體15之 記錄未結束的JP E G資料即使殘餘極少之情況’一定進行高 速動作,但是在本實施形態,並非僅根據有無使用影像緩 衝器,而且因應於其使用量(或空容量)將動作速度切換爲 高速、低速者。以下,說明CPU2之具體的處理內容。 第7圖係表示在REC主任務(T3)之CPU2的頻率變更 處理之流程圖。在本實施形態中,cpu2開始處理,同時隨 -20- 1317602 時接收來自上述的ROOT任務(T1)以外之其他的任務之訊 息(步驟SCI),接收其中一種訊息後,判定其內容(步驟SC2) 〇 然後,在由該KEY任務(T2)收到表示已半按快門按鍵 .之訊息時,若在該時刻之自己的動作頻率係低速時(3 2MHz) (在步驟SC3爲YES),將動作頻率切換爲高速(81MHz)後 (步驟SC4)’向該REC管理任務(T4)傳送半處理執行訊息 (步驟SC5);反之若自己的動作頻率不是低速(32MHz)時 ^ (在步驟SC3爲NO),不進行動作頻率之切換,而馬上向該 • REC管理任務(T4)傳送半處理執行訊息(步驟SC5)。 又,在由KEY任務(T2)收到表示快門按鍵已完全按下 之訊息時,若在該時刻之自己的動作頻率係低速時(32MHz) (在步驟SC6爲YES),將動作頻率切換爲高速(81MHz)後 (步驟SC7),向該REC管理任務(T4)傳送攝影處理執行訊 息(步驟SC 8)。反之若自己的動作頻率不是低速(32mHz) (在步驟SC6爲NO),不進行動作頻率之切換,而馬上向該 REC管理任務(T4)傳送攝影處理執行訊息(步驟SC8)。此外 ,至此爲止和第1實施形態相同。 此外,在本實施形態,在由REC管理任務(T4)傳來緩 衝器滿之訊息時,僅在自己的動作頻率係低速(3 2MHz)之情 況(在步驟SC9爲YES),將動作頻率切換爲高速(81MHz) 後(步驟SC 10)。緩衝器滿(FULL)之訊息係表示影像緩衝器 之使用量多的訊息,在需要緊急處理之情況傳送。 又,在由REC管理任務(T4)傳來攝影處理結束訊息、 -21- 1317602 或半處理(AF/AE)結束訊息時,若該時刻不是緩衝器fULL( 影像緩衝器之使用量多)狀態,即由REC管理任務(T4)收到 表示影像緩衝器的使用量少之緩衝器EMPTY訊息後,若係 未收到緩衝器F U L L訊息的狀態(在步驟s C 1 1爲Ν Ο),將 動作頻率切換爲低速(32MHz)(步驟SC12)。 又,在由REC管理任務(T4)傳來該緩衝器EMPTY訊 息時’僅在該時刻不是半處理或攝影處理之執行中(在步驟 SC13爲NO),而且動作頻率爲高速(81MHz)之情況(在步驟 SC14爲YES),將動作頻率切換爲低速(32MHz)(步驟SC12) 。而’以後回到步驟S C 1,等待訊息之接收,而且重複上 述的處理。 第8圖係表示在和該處理平行(分時)地執行之該REC 管理任務(T4)的CPU2之處理內容的流程圖。在本實施形態 ,CPU2首先將表示緩衝器之空容量的變數sb加以初始化 ’而且將用以判定影像緩衝器之使用量多或少的判定基準 之變數S t h設爲預定的初始値s t h 0 (步驟S D 1)。以後,隨 時接收來自ROOT任務(T 1 )以外之其他的任務之訊息(步驟 S D 2),並判定所收到的訊息之內容(步驟s D 3 )。 而’由REC主任務(T3)收到上述之半處理執行訊息後 ’執行由上述之AE/AWB的決定及AF處理構成之半處理( 步驟SD4)。然後,在處理結束之時刻向reC主任務(T3) 傳送半處理結束訊息(步驟S D 5 ),以後回到步驟S D 2,並等 待訊息之接收。 又’由REC主任務(T3)收到捕獲(capture)(攝影處理執 -22- 1317602 行)訊息後’在SDRAM 13內獲得影像緩衝器,而且取得其 空容量Sb(步驟SD6)。接著,在執行攝影處理後(步騾sD7) ’向該FILE管理任務(T6)指示JPEG記錄處理之執行(步驟 SD8) ’並向REC主任務(T3)傳送攝影處理結束訊息(步驟 SD9)。然後,在該時刻在空容量sb比該判定基準Sth小之 情況(在步驟SD10爲YES),判斷影像緩衝器之使用量多 (空容量少)’並向REC主任務(T3)傳送緩衝器FULL訊息 (步驟SD 1 1 )。因而,如上述所示,利用REC主任務(T3)將 動作頻率切換爲高速(81MHz)。反之,若空容量Sb係判定 基準Sth以上的話(在步驟SD10爲NO),直接回到步驟SD2 ,並等待訊息之接收。以後,回到步驟S D 2,並等待訊息 之接收。 不久,由該FILE管理任務(T6)接收訊息,在其內容係 JPEG記錄結束訊息時,開放一個影像緩衝器,即開放影像 緩衝器的儲存區域之中的一個影像分量之區域,並在該時 刻取得空容量Sb(步驟SD12)。而,若空容量Sb係判定基 準Sth以上(在步驟SD1 3爲YES),判斷影像緩衝器之空容 量多(使用量少),並向REC主任務(T3)傳送緩衝器EMPTY 訊息(步驟SD14),以後回到步驟SD2,並等待訊息之接收 。因而,如上述所示,利用REC主任務(T3)將動作頻率切 換爲低速(32MHz)。反之,若空容量Sb比判定基準Sth小 的話(在步驟SD13爲NO),直接回到步驟SB2,並等待訊 息之接收。 利用至此爲止之處理,在REC模式的動作中,因應於 -23- 1317602 在該期間變化之影像緩衝器的使用量,具體而言,因應於 藉由和判定基準sth之比較而判斷的影像緩衝器之空容量 ,將動作速度切換爲高速或低速。 此外,在REC管理任務(T4),在由KEY任務(T2)收到 表示由微電腦17收到電池殘餘電量資訊而且定期地傳來 之電池殘餘電量檢測資訊時,確認在電池1 9之電池殘餘電 量而且取得電池殘活率Lb(步驟SD 15)。然後,將該判定基 準Sth變更爲對其判定基準之初始値SthO乘以所取得的電 ® 池殘活率Lb之値(步驟SD1 6)。以後,回到步驟SD2,並 . 等待訊息之接收。 因而,在REC模式之動作中,因應於在該期間變化的 影像緩衝器之空容量的狀態和電池殘餘電量之雙方的變化 ,切換爲高速或低速,亦即,即使影像緩衝器之實際的空 容量係相同時,在電池殘餘電量少(電池殘活率Lb低)之情 況’動作速度也易切換爲低速,又在電池殘餘電量充分(電 池殘活率Lb高)之情況,動作速度也易切換爲高速。 如以上所示,在本實施形態,在REC模式之動作中, 影像緩衝器之使用量多(空容量少)的狀態,將CPU2之動作 頻率設爲高速(81MHz),而且在影像緩衝器之使用量少(空 容量多)的狀態,將CPU2之動作頻率設爲低速(32MHz)。 即’僅在考慮需要作成在短間隔之連續攝影的情況,高速 地進行;FPEG資料之寫入動作(記錄動作),在除此以外的狀 態以低速進行。因而,和第1實施形態相比,可更延長電 池壽命。 24- 1317602 而且,如上述所示,因爲在電池殘餘電量少(電池殘活 率Lb低)之情況,動作速度易切換爲低速,又在電池殘餘 電量充分(電池殘活率Lb高)之情況’動作速度易切換爲高 速’所以可因應於電池殘餘電量增減高速地進行JPEG資料 之寫入動作(記錄動作)的頻度。即,在由影像緩衝器之空 容量多而動作速度爲低速的狀態,影像緩衝器之空容量逐 漸減少’而移至影像緩衝器之空容量少而動作速度爲高速 的狀態之期間,在電池殘餘電量充分(電池殘活率Lb高)時 ’往後者之狀態的以後時期變快,反之在電池殘餘電量少( 電池殘活率Lb低)時,往後者之狀態的以後時期變慢。因 此,因爲在電池殘餘電量少之狀況動作速度變成高速的期 間減少,因而可更延長電池壽命。同時,在電池殘餘電量 充分(電池殘活率Lb高)時,可對外部記憶體1 5迅速地寫 入資料。 此外,本實施形態,雖然作成根據電池殘餘電量,動 態地改變用以判定影像緩衝器之使用量多或少的判定基準 sth之初始値SthO,但是亦可將該判定基準sth設爲固定値 。在此情況,將判定基準Sth設爲充分大的値時,可進行 和第1實施形態一樣之動作。反之,將判定基準sth設爲 充分小的値時,僅在影像緩衝器變滿時動作頻率才變成高 速。即,藉由在因影像緩衝器變滿而無法進行下個攝影的 時刻切換爲高速動作,而在除此以外之平常時可進行抑制 耗電力的低速動作。 又,在本實施形態,雖然作成將影像緩衝器之空容量 -25- 1317602 的狀態分成緩衝器FULL和緩衝器EMPTY 並因應於該階段將動作速度控制成高速 (32MHz)階段,但是亦可作成將影像緩衝器 判定成3階段以上,並因應於該階段將動 3階段以上。此外,關於在此情況之判定 如本實施形態所示根據電池殘餘電量動態 ,而是設爲固定値。 又,判定基準Sth亦可作成因應於電 之其他的動作條件,例如連續攝影所記錄 動態地改變,此外,在將判定基準Sth設 ,亦可作成使用者因應於需要可將其設爲 又,在以上之說明,雖然說明在數位 之情況,但是例如在處理影像資料時,若 時儲存於任意之影像緩衝器(第一記憶手有 於其他的記錄媒體(第二記憶手段)者,在 裝置亦可採用和本發明一樣之技術。在此 裝置將電池作爲電源動作時,可得到一面 ,一面可進行在短間隔之連續處理的效果 【圖式簡單說明】 第1圖係本發明之各實施形態共用的 圖。 第2圖係表示在該數位相機之快閃記 式的任務構造之方塊圖。(S -14 - 1317602 is the operating speed of the processing amount that can be processed per unit time of the CPU 2. That is, the third figure shows the change of the operation content of the digital camera 1 in the REC mode and the operating frequency of the CPU 2. 1 In the REC pass-through state (1) of the photography preparation after the reset mode is set, only the captured image and the AE/AWB processing are displayed, and the amount of processing that the CPU 2 should process per unit time is small, because the CPU 2 does not Since a large load is generated, the operating frequency of the CPU 2 is set to a low-speed operating frequency (f = 3 2 MHz in the present embodiment). The AE/AWB is determined by pressing the shutter half-shutter state (2) in the next half. And AF processing. Since it is intended to perform this processing in the shortest possible time, the operating frequency of the CPU 2 is switched to the high-speed operating frequency (f = 81 MHz in the present embodiment) in order to increase the operating speed of the CPU 2. Keep the shutter button locked state (3) halfway, and the AE/AWB/AF fixed state is the same as the REC through state (1). Because only the REC through display is performed, the CPU2 should process the processing amount per unit time. Less because Since the high operating speed is not required, the operating frequency of the CPU 2 is set to the low-speed operating frequency. When the shutter is fully pressed, the shooting process (4) is entered. Here, if the flash is activated, the flash lighting process is performed. The analog signal processing unit 11 converts the charge from the CCD 8 into a digital signal, processes the digital data, converts the RGB data into YUV data, and performs JPEG processing. At this time, the CPU 2 should be used per unit time. The processing capacity is large, of course, the processing speed is better, so the high-speed operating frequency of the CPU 2 is selected. Next, the image data converted into the JPEG format is temporarily stored in the image buffer in the -15-1317602 SDRAM 1 3 Then, start recording of the external memory (memory card) 15. In addition, during this period, the buffer is used (5) 'and in parallel with the REC through state (6) in the next photography The display processing of the image is entered. Then, regardless of the amount of processing that the CPU 2 should process per unit time, the operating frequency of the CPU 2 is kept high until the image buffer is stored. The video data is recorded until the end of the external memory (memory card) 1 5 . Here, the half-press operation of the shutter button is only possible when the REC is in the through state, and the full press operation of the shutter button is only performed on the AE/AF. In the lock state, the above operation can be realized by the CPU 2 executing the REC main task (T3) and the REC management task (T4) shown in Fig. 2 with the setting of the REC mode. The specific processing contents of the CPU 2 at the time of execution of the task 〇 Fig. 4 is a flowchart showing the frequency change processing of the CPU 2 in the REC main task (T3). In this processing, the CPU 2 starts processing and receives a message from another task other than the ROOT task (T1) described above (step SA 1), and after receiving one of the messages, determines the content (step s A 2) . Then, 'when the message indicating that the shutter button has been pressed halfway is received by the KEY task (T2)', if the own operating frequency at that time is low speed (3 2 MHz) (YES in step SA3), the operating frequency is switched. After high speed (8 Hz) (step SA4), a semi-processing execution message is transmitted to the REC management task (T4) (step SA5); otherwise, if its own operating frequency is not low speed (3 2 MHz) (NO at step SA3) The half-process execution message is transmitted to the REC management task (T4) without switching the action frequency (step SA5). -16- 1317602 Also, when the KEY task (T2) receives a message indicating that the shutter button has been fully pressed, if the own operating frequency at that time is low (3 2 Μ Η ζ) (in step SA6 YES), after the operation frequency is switched to the high speed (81 MHz) (step SA7), the photographing processing execution message is transmitted to the REC management task (T4) (step SA8). On the other hand, if the own operating frequency is not low speed (32 MHz) (NO in step SA6), the switching of the operating frequency is not performed, and the photographing processing execution message is immediately transmitted to the REC management task (T4) (step SA8). When the REC main task (T3) receives a message indicating that the image buffer becomes empty (indicating the end of the recording of the external memory 15 of all the image data stored in the image buffer), it is not half Processing (AF / AE processing) in the case where the semi-processing execution message is transmitted to the REC management task (T4) in step SA5, only when the semi-processing execution message is not received by the REC management task (T4) (in the case Step SA9 is NO), and its own operating frequency is switched to low speed (32 MHz) (step SA10). Further, when the semi-process execution message is received by the REC management task (T4), ^ is not in the use of the image buffer, that is, after the photo processing execution message is transmitted to the REC management task (T4) in step SA8, only When the REC management task (T4) does not receive a message indicating that the video buffer has become empty (NO in step SA11), its own operating frequency is switched to low speed (32 MHz) (step SA1 0). Thereafter, returning to step S A 1, waiting for the reception of the message, and repeating the above processing. Fig. 5 is a flow chart showing the processing contents of the CPU 2 of the REC management task (T4) executed in parallel (time-sharing) with the processing. At the time of this processing, -17- 1317602 CPU 2 first initializes the count variable Nb indicating the number of buffers (step SB1), and receives a message from another task other than the ROOT task (T1) at any time (step SB2). And, the content of the received message is determined (step SB3). On the other hand, after the above-mentioned half processing execution message is received by the REC main task (T3), the half processing consisting of the above-described AE/AWB decision and AF processing is executed (step SB4). Then, the half-process end message is transmitted to the REC main task (T3) at the end of the process (step SB5), and the process returns to step SB2 to wait for the reception of the message. Further, after receiving the above-described photographing processing execution message by the REC main task (T3), the image buffer is obtained in the SDRAM 13 (step SB6), and the count variable Nb is incremented by one (step SB7). Next, after the photographing processing is executed (step SB8), the execution of the JPEG recording processing is instructed to the FILE management task (T6) (step SB9), and the processing returns to step SB2 to wait for the reception of the message. In addition, the photographic processing means that the image data (JPEG data) converted into the JPEG format is stored in the image buffer, and the JPEG recording processing means that the JPEG data stored in the image buffer is recorded in the external memory. Soon after the processing, the FILE management task (T6) receives the message, and when the content is the JPEG recording end message, an image buffer is opened, that is, an image component is opened (step SB11), and the count variable Nb is decremented by one. (Step SB12), it is checked whether the count variable Nb is ""0". Here, if the count variable Nb is 1'0" (YES in step SB1 3), since the image buffer is empty, the message is notified to the REC main task (T3) (step SB14). In other words, in the present embodiment, the image data (JPEG data) remains in the image buffer, and the image buffer is not notified when the JPEG recording process is completed. Further, if the count variable Nb is not "〇" (NO in step SB13), the process returns directly to step SB2. Thereafter, the same process is repeated. Further, in the above process, the REC main task (T3) is created. After transmitting the photographic processing execution message to the REC management task (T4), it is determined that the buffer is in use until the REC management task (T4) receives the image buffer empty, but the REC management task (T4) can also be created. To the REC main task (T3), at the moment the JPEG data is stored in the image buffer, 'transmits the message indicating the start of storage, and causes the REC main task (T3), as shown in Fig. 3, to be JPEG by the image buffer. The state at the start of storage of the data, and the state until the end of the reading of the JPEG data is determined to be in use by the buffer. On the other hand, Fig. 6 (1) to (5) show that the fourth and fifth figures are repeated. In the case of continuous shooting (continuous shooting) between the processing of the image, a transition diagram of the change in the storage state of the data of the image buffer. In Fig. 6, the arrow of the solid line indicates writing to the external memory 15. JPEG data storage The arrow of the dotted line indicates the storage area of the JPEG data that has been written to the external memory 1 . Here, in the present embodiment, when the JPEG data is present in the image buffer in the REC mode, that is, When the writing of the JPEG data of the external memory 15 is completed, the operating frequency of the CPU 2 is often set to a high speed (8 1 MHz), so that the CPU 2 operates at a high speed and writes data to the external memory 15 at a high speed. Even if the image buffer does not ensure the necessary capacity of -19- 1317602, the image buffer will not be used to continuously capture multiple images (in the state shown in Figure 6 to 4). After the writing of the JPEG data of the memory 15 is completed, the operating frequency of the CPU 2 is switched to the low speed (32 MHz). Therefore, the process of the REC through state to the next shooting, that is, the display processing of the captured image, and the upper The writing operation of the next JPEG data is performed in parallel, and even if the recording is continued after the writing is completed, since the device is operated at a low speed in the middle when the continuous shooting is not performed, the power consumption can be reduced. In the second embodiment, the second embodiment of the present invention can be described as a second embodiment in which a continuous snapshot or continuous shooting can be performed in a continuous manner. In the above-described digital camera 1, the CPU 2 executes the REC main task (T3) and the REC management task (T4) which are different from the first embodiment in accordance with the setting of the REC mode, and the CPU 2 functions as the present invention. The determination means, the setting means, the threshold means, the means for changing the amount, and the means for detecting the residual amount. The difference between the operation of the first embodiment and the operation of the first embodiment will be described. In the first embodiment, the image buffer is used, that is, in the image buffer. In the JP EG data in which the recording of the external memory 15 is not completed, even if there is little residual, the high-speed operation must be performed. However, in the present embodiment, the image buffer is not used only, and the amount of use (or the empty capacity) is used. ) Switch the operating speed to high speed and low speed. Hereinafter, specific processing contents of the CPU 2 will be described. Fig. 7 is a flow chart showing the frequency change processing of the CPU 2 in the REC main task (T3). In the present embodiment, cpu2 starts processing, and receives a message from the other tasks other than the above ROOT task (T1) with -20-1317602 (step SCI), and after receiving one of the messages, determines the content (step SC2) 〇 Then, when the message indicating that the shutter button has been pressed halfway is received by the KEY task (T2), if the own operating frequency at that time is low speed (3 2MHz) (YES in step SC3), After the operation frequency is switched to the high speed (81 MHz) (step SC4) 'the semi-process execution message is transmitted to the REC management task (T4) (step SC5); otherwise, if the own action frequency is not the low speed (32 MHz) ^ (in step SC3 NO), the half-process execution message is immediately transmitted to the • REC management task (T4) without switching the operation frequency (step SC5). Further, when a message indicating that the shutter button has been fully pressed is received by the KEY task (T2), if the own operating frequency at that time is low (32 MHz) (YES in step SC6), the operating frequency is switched to After the high speed (81 MHz) (step SC7), a photographing processing execution message is transmitted to the REC management task (T4) (step SC8). On the other hand, if the own operating frequency is not low speed (32 mHz) (NO in step SC6), the switching of the operating frequency is not performed, and the shooting processing execution message is immediately transmitted to the REC management task (T4) (step SC8). Further, it is the same as the first embodiment up to this point. Further, in the present embodiment, when the buffer full message is transmitted from the REC management task (T4), the operating frequency is switched only when the own operating frequency is low (3 2 MHz) (YES in step SC9). After high speed (81MHz) (step SC 10). The message that the buffer is full (FULL) is a message indicating that the image buffer is used in a large amount, and is transmitted in case of urgent processing. In addition, when the photographic processing end message, -21-1317602 or semi-processing (AF/AE) end message is transmitted from the REC management task (T4), if the time is not the buffer fULL (the amount of image buffer usage is large) After the REC management task (T4) receives the buffer EMPTY message indicating that the image buffer is used less, if the buffer FULL message is not received (in step s C 1 1 is Ν Ο), The operating frequency is switched to low speed (32 MHz) (step SC12). Further, when the buffer EMPTY message is transmitted from the REC management task (T4), 'only at this time is not the execution of the half process or the photographic process (NO at step SC13), and the operation frequency is the high speed (81 MHz). (YES in step SC14), the operating frequency is switched to the low speed (32 MHz) (step SC12). And 'go back to step S C 1, waiting for the reception of the message, and repeating the above processing. Fig. 8 is a flow chart showing the processing contents of the CPU 2 of the REC management task (T4) executed in parallel (time-sharing) with the processing. In the present embodiment, the CPU 2 first initializes the variable sb indicating the vacant capacity of the buffer, and sets the variable S th of the criterion for determining whether the amount of use of the image buffer is used more or less as a predetermined initial 値 sth 0 ( Step SD 1). Thereafter, the message from the task other than the ROOT task (T 1 ) is received at any time (step S D 2), and the content of the received message is determined (step s D 3 ). On the other hand, the above-mentioned half processing execution message is received by the REC main task (T3), and the half processing consisting of the above-described AE/AWB decision and AF processing is executed (step SD4). Then, at the end of the processing, the semi-processing end message (step S D 5 ) is transmitted to the reC main task (T3), and then returns to step S D 2 and waits for the reception of the message. Further, after the REC main task (T3) receives the capture (photographing processing -22 - 1317602 line) message, the image buffer is obtained in the SDRAM 13, and the empty capacity Sb is obtained (step SD6). Next, after the photographing processing is executed (step sD7)', the execution of the JPEG recording processing (step SD8)' is instructed to the FILE management task (T6) and the photographing processing end message is transmitted to the REC main task (T3) (step SD9). Then, at this time, when the empty capacity sb is smaller than the determination criterion Sth (YES in step SD10), it is determined that the amount of use of the image buffer is large (less empty capacity)' and the buffer is transmitted to the REC main task (T3). FULL message (step SD 1 1). Therefore, as described above, the operating frequency is switched to the high speed (81 MHz) by the REC main task (T3). On the other hand, if the empty capacity Sb is equal to or greater than the determination criterion Sth (NO in step SD10), the process returns directly to step SD2 and waits for reception of the message. Thereafter, it returns to step S D 2 and waits for the reception of the message. Soon, the FILE management task (T6) receives the message, and when the content is the JPEG recording end message, an image buffer is opened, that is, an area of an image component in the storage area of the open image buffer, and at that moment. The empty capacity Sb is obtained (step SD12). On the other hand, if the empty capacity Sb is equal to or greater than the determination criterion Sth (YES in step SD1 3), it is determined that the video buffer has a large empty capacity (a small amount of usage), and transmits a buffer EMPTY message to the REC main task (T3) (step SD14). ), then return to step SD2 and wait for the message to be received. Therefore, as described above, the operating frequency is switched to the low speed (32 MHz) by the REC main task (T3). On the other hand, if the empty capacity Sb is smaller than the determination criterion Sth (NO in step SD13), the process returns directly to step SB2 and waits for the reception of the message. With the processing up to this point, in the operation of the REC mode, the image buffer used in accordance with the change of the image buffer in the period of -23- 1317602, specifically, the image buffer determined by comparison with the determination criterion sth The empty capacity of the device switches the speed of operation to high speed or low speed. In addition, in the REC management task (T4), when the battery residual power detection information indicating that the battery residual power information is received by the microcomputer 17 and periodically transmitted is received by the KEY task (T2), the battery residual in the battery 19 is confirmed. The battery is also charged with the battery residual rate Lb (step SD 15). Then, the determination criterion Sth is changed to the initial 値SthO of the determination criterion multiplied by the obtained electric cell residual rate Lb (step SD16). After that, return to step SD2 and wait for the message to be received. Therefore, in the operation of the REC mode, switching to a high speed or a low speed in response to a change in the state of the vacant capacity of the image buffer and the residual battery power of the image buffer changed during the period, that is, even if the image buffer is actually empty When the capacity is the same, when the residual battery power is low (the battery residual rate Lb is low), the operation speed is also easily switched to a low speed, and the battery residual power is sufficient (the battery residual rate Lb is high), and the operation speed is also Easy to switch to high speed. As described above, in the present embodiment, in the operation of the REC mode, the operation frequency of the CPU 2 is set to a high speed (81 MHz) in a state where the amount of use of the video buffer is large (the amount of empty space is small), and the image buffer is used. In the state where the amount of use is small (the amount of empty capacity is large), the operating frequency of the CPU 2 is set to a low speed (32 MHz). In other words, it is performed at a high speed only when it is necessary to perform continuous shooting at short intervals, and the writing operation (recording operation) of FPEG data is performed at a low speed in other states. Therefore, the battery life can be further extended as compared with the first embodiment. 24- 1317602 Further, as described above, since the residual power of the battery is small (the battery residual rate Lb is low), the operation speed is easily switched to the low speed, and the residual battery power is sufficient (the battery residual rate Lb is high). In the case, the operation speed is easily switched to the high speed, so the frequency of the JPEG data writing operation (recording operation) can be performed at high speed in response to the increase or decrease in the remaining battery power. In other words, when the image buffer has a large vacant capacity and the operation speed is low, the vacant capacity of the image buffer is gradually decreased, and the battery is moved to a state where the vacant capacity of the image buffer is small and the operation speed is high. When the residual electric power is sufficient (the battery residual rate Lb is high), the later period of the latter state becomes faster, whereas when the residual battery power is small (the battery residual activity rate Lb is low), the later period to the latter state becomes slower. Therefore, since the operating speed becomes high during the period in which the residual battery power is low, the battery life can be further extended. At the same time, when the residual battery power is sufficient (the battery residual rate Lb is high), the external memory 15 can be quickly written. Further, in the present embodiment, the initial value 値Sth0 of the determination criterion sth for determining whether the amount of use of the image buffer is more or less is dynamically changed depending on the remaining battery power, but the determination criterion sth may be fixed 値. In this case, when the determination criterion Sth is set to be sufficiently large, the same operation as in the first embodiment can be performed. On the other hand, when the determination criterion sth is set to be sufficiently small, the operation frequency becomes high only when the image buffer becomes full. In other words, by switching to a high-speed operation at the time when the next image capturing is impossible because the image buffer becomes full, a low-speed operation for suppressing power consumption can be performed at ordinary times. Further, in the present embodiment, the state in which the empty capacity of the image buffer -25 - 1317602 is divided into the buffer FULL and the buffer EMPTY, and the operation speed is controlled to the high speed (32 MHz) stage in this stage, but it can also be made. The image buffer is determined to be three or more stages, and three stages or more will be moved in response to this stage. Further, the determination in this case is as shown in the present embodiment, and is based on the dynamic state of the battery residual power, but is set to be fixed. Further, the determination criterion Sth may be changed dynamically in response to other operating conditions of the electric power, for example, continuous recording, and the determination criterion Sth may be set so that the user can set it as needed according to the need. In the above description, although the case of digits is described, for example, when processing image data, if it is stored in any image buffer (the first memory hand is present in another recording medium (second memory means), the device It is also possible to adopt the same technique as the present invention. When the device operates as a power source, it can obtain one side and can perform continuous processing at short intervals. [Simplified illustration] Fig. 1 shows the implementation of the present invention. Fig. 2 is a block diagram showing the structure of a flash-type task in the digital camera.

第3圖係表示第1實施形態之在REC 之階段並判定, (8 1 MHz)和低速 之空容量的狀態 作速度亦控制成 基準,亦可不是 地改變判定基準 池殘餘電量以外 之影像的大小而 爲固定値之情況 ί壬意値。 相機採用本發明 係將影像資料暫 J )後,將其記錄 其他的影像處理 情況,影像處理 使電池壽命變長 數位相機之方塊 憶體所儲存之程 模式的動作內容 -26- 1317602 和動作頻率之變化的圖。 第4圖係表不在REC主任務之CPU的頻率變更處理之 流程圖。 第5圖係表示在和該REC主任務平行地執行之reC管 理任務的CPU之處理內容的流程圖。 第6圖係表示影像緩衝器之資料的儲存狀態之變化的 轉移圖。 第7圖係表示第2實施形態之在rec主任務的CPU之 > 頻率變更處理的流程圖。 -第8圖係表示在和該REC主任務平行地執行之reC管 理任務的CPU之處理內容的流程圖。 【元件符號說明】 1 數位相機 2 CPU 8 CCD 12 影像處理部 13 SDRAM 14 液晶監視器(LCD) 15 外部記憶體 16 快閃記憶體 17 微電腦 18 按鍵輸入部 19 電池 20 電源控制電路 -27-Fig. 3 is a view showing the state of the REC at the stage of the REC of the first embodiment, and the state of the (8 1 MHz) and the low-speed vacant capacity is also controlled as a reference, and the image other than the residual amount of the reference base may be changed. The size is fixed and the situation is 壬 壬 値. The camera adopts the invention to temporarily record the image data, and then records other image processing conditions, and the image processing makes the battery life become longer. The action content of the process mode stored in the block memory of the digital camera is -26- 1317602 and the action frequency. The map of the change. Figure 4 is a flow chart showing the frequency change processing of the CPU that is not in the main task of the REC. Fig. 5 is a flow chart showing the processing contents of the CPU of the reC management task executed in parallel with the REC main task. Fig. 6 is a transition diagram showing changes in the storage state of the data of the image buffer. Fig. 7 is a flowchart showing the > frequency change processing of the CPU of the rec main task in the second embodiment. - Fig. 8 is a flow chart showing the processing contents of the CPU of the reC management task executed in parallel with the REC main task. [Description of component symbols] 1 Digital camera 2 CPU 8 CCD 12 Image processing unit 13 SDRAM 14 Liquid crystal monitor (LCD) 15 External memory 16 Flash memory 17 Microcomputer 18 Key input unit 19 Battery 20 Power control circuit -27-

Claims (1)

1317602 --—r-tw— B.: 記憶 第9513 1883號「數位相機、記憶有動作頻率設定程式的 媒體以及畫像處理裝置」專利案 (2009年7月28日修正) 十、申請專利範圍: 1 ·一種數位相機,係將攝影所取得之影像資料記錄於記錄 媒體的數位相機,其特徵爲: 具備有 影像緩衝器,暫時儲存該影像資料; 處理裝置,讀出該影像緩衝器所暫時儲存之影像資 料,並記錄於該記錄媒體,而且控制相機的各部; 判定手段,判定該影像緩衝器之狀態;及 設定手段,將該處理裝置之動作頻率設定爲因應於 該判定手段所判定之影像緩衝器的狀態之動作頻率’ 該處理裝置係根據該設定手段所設定之動作頻率而 動作。 2 .如申請專利範圍第1項之數位相機,其中: 該判定手段判定有無使用該影像緩衝器; 該設定手段,在該判定手段判定使用影像緩衝器 時,將該處理裝置之動作頻率設爲第一動作頻率,而且 在該判定手段判定未使用影像緩衝器時,將該處理裝置 之動作頻率設爲比該第一動作頻率低的第二動作頻率。 3 .如申請專利範圍第1項之數位相機,其中: 該判定手段判定該影像緩衝器之空容量的狀態; 該設定手段因應於該判定手段所判定之空容量的狀 13176021317602 ---r-tw — B.: Memory No. 9513 1883 "Digital Camera, Media with Memory Frequency Setting Program and Image Processing Device" Patent Case (Revised on July 28, 2009) X. Patent Application: 1 . A digital camera is a digital camera that records image data obtained by photographing on a recording medium, and is characterized in that: an image buffer is provided to temporarily store the image data; and the processing device reads the image buffer for temporary storage. The image data is recorded on the recording medium and controls each part of the camera; the determining means determines the state of the image buffer; and the setting means sets the operating frequency of the processing means to the image determined by the determining means The operating frequency of the state of the buffer 'The processing device operates in accordance with the operating frequency set by the setting means. 2. The digital camera of claim 1, wherein: the determining means determines whether or not the image buffer is used; and the setting means sets the operating frequency of the processing device when the determining means determines that the image buffer is used. The first operating frequency, and when the determining means determines that the video buffer is not used, the operating frequency of the processing device is set to a second operating frequency lower than the first operating frequency. 3. The digital camera of claim 1, wherein: the determining means determines a state of the vacant capacity of the image buffer; the setting means is responsive to the vacant capacity determined by the determining means 1317602 態,而設定該處理裝置之動作頻率。 4.如申請專利範圍第3項之數位相機,其中: 該判定手段藉由判斷該影像緩衝器之空容量是否爲 既定的臨限値以上,而判定該影像緩衝器之空容量的狀 態; 該設定手段,在該判定手段判斷該影像緩衝器之空 容量不是既定的臨限値以上時’將該處理裝置之動作頻 率設定爲第一動作頻率,而且在該判定手段判斷該影像 # 緩衝器之空容量是既定的臨限値以上時,將該處理裝置 之動作頻率設定爲比該第一動作頻率低的第二動作頻 率。 5 .如申請專利範圍第4項之數位相機,其中: 具備有 臨限値記憶手段,儲存該判定手段判定該影像緩衝 器之空容量的狀態時之該臨限値;及 臨限値變更手段,變更該臨限値記憶手段所儲存的 •臨限値, 該設定手段根據以該臨限値變更手段所變更後之臨 限値,將該處理裝置之動作頻率設定爲因應於該判定手 段所判定的空容量之狀態的動作頻率。 6.如申請專利範圍第5項之數位相機,其中: 具備有檢測電源電池之殘餘電量的殘餘電量檢測手 段; 判定基準變更手段根據殘餘電量檢測手段所檢測之 -2- 1317602 年月曰修(ly正替換頁 98, 7 -2 ft -·-J 電源電池的殘餘電量來變更判定基準。 7. —種記億媒體,使具有將由攝影取得之影像資料記錄於 記錄媒體的數位相機之電腦,儲存可發揮作爲下列手段 之功能的動作頻率設定程式: 判定手段,判定暫時儲存該影像資料之影像緩衝器 的狀態;及 設定手段,讀出該影像緩衝器所暫時儲存之影像資 料,並記錄於該記錄媒體’而且將控制相機的各部之處 φ 理裝置的動作頻率設爲因應於該判定手段所判定之影像 緩衝器的狀態之動作頻率。 8. —種影像處理裝置’係將影像資料暫時儲存於第一記憶 手段後,由該第一記憶手段儲存於第二記憶手段’其特 徵爲: 具備有: 處理裝置,由該第一記憶手段讀出該處所暫時儲存 之影像資料,並記錄於該第二記憶手段,而且控制裝置 ®的各部; 判定手段’判定該第一記憶手段之狀態;及 設定手段’將該處理裝置之動作頻率設定爲因應於 該判定手段所判定之影像緩衝器的狀態之動作頻率’ 該處理裝置係根據該設定手段所設定之動作頻率而 動作。And set the operating frequency of the processing device. 4. The digital camera of claim 3, wherein: the determining means determines the state of the empty capacity of the image buffer by determining whether the empty capacity of the image buffer is greater than or equal to a predetermined threshold; The setting means sets the operating frequency of the processing device to the first operating frequency when the determining means determines that the empty capacity of the image buffer is not equal to or greater than a predetermined threshold ,, and determines the image # buffer by the determining means When the empty capacity is equal to or greater than a predetermined threshold, the operating frequency of the processing device is set to a second operating frequency lower than the first operating frequency. 5. A digital camera according to item 4 of the patent application, wherein: the threshold device is provided with a threshold memory means for storing the state of determining the empty capacity of the image buffer; and the means for changing the threshold And changing the threshold stored in the memory means, the setting means sets the operating frequency of the processing device to be in accordance with the determining means according to the threshold after the change of the threshold means The operating frequency of the determined empty capacity state. 6. The digital camera of claim 5, wherein: the residual electric quantity detecting means having the residual electric quantity of the detecting power source battery; the determining reference changing means detecting the -2- 1317602 monthly repair according to the residual electric quantity detecting means ( Ly is replacing the residual power of the power supply battery on page 98, 7 -2 ft -·-J to change the judgment standard. 7. - Kind of media, a computer with a digital camera that records image data obtained by photography on a recording medium. The operation frequency setting program that functions as the following means is stored: the determining means determines the state of the image buffer temporarily storing the image data; and the setting means reads the image data temporarily stored in the image buffer and records the The recording medium 'also controls the operating frequency of each part of the camera to be the operating frequency corresponding to the state of the image buffer determined by the determining means. 8. The image processing apparatus temporarily temporarily images the image data. After being stored in the first memory means, the first memory means is stored in the second memory means' The apparatus includes: a processing device that reads the image data temporarily stored in the location by the first memory means, records the second memory means, and controls each part of the apparatus; the determining means determines the state of the first memory means And setting means 'setting the operating frequency of the processing device to the operating frequency of the state of the image buffer determined by the determining means'. The processing means operates based on the operating frequency set by the setting means.
TW095131883A 2005-08-31 2006-08-30 Digital camera, memory medium stored with action frequency set program, and image processing device TWI317602B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005250406 2005-08-31
JP2006138376A JP4254805B2 (en) 2005-08-31 2006-05-18 Digital camera, program

Publications (2)

Publication Number Publication Date
TW200731783A TW200731783A (en) 2007-08-16
TWI317602B true TWI317602B (en) 2009-11-21

Family

ID=37982202

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095131883A TWI317602B (en) 2005-08-31 2006-08-30 Digital camera, memory medium stored with action frequency set program, and image processing device

Country Status (4)

Country Link
JP (1) JP4254805B2 (en)
KR (1) KR100817978B1 (en)
CN (1) CN100456807C (en)
TW (1) TWI317602B (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5266802B2 (en) * 2008-03-06 2013-08-21 株式会社ニコン Digital camera
CN101686340A (en) * 2008-09-26 2010-03-31 深圳市朗科科技股份有限公司 Method and system for expanding function of image communication equipment
JP5531753B2 (en) * 2009-05-01 2014-06-25 株式会社ニコン Data recording apparatus and digital camera
CN102739930A (en) * 2011-04-12 2012-10-17 华晶科技股份有限公司 Image capturing device and image processing method thereof
CN103167147A (en) * 2012-09-20 2013-06-19 深圳市金立通信设备有限公司 Smartphone high-speed continuous shooting system and method
CN109716752B (en) * 2016-09-16 2020-11-24 富士胶片株式会社 Image pickup apparatus, image pickup method, and storage medium
JP2020000280A (en) * 2018-06-25 2020-01-09 オリンパス株式会社 Image storage device
JP2020108057A (en) * 2018-12-28 2020-07-09 ソニー株式会社 Imaging apparatus, imaging method, and program
CN110913138B (en) * 2019-11-28 2021-03-02 Oppo广东移动通信有限公司 Continuous shooting method, device, terminal and computer readable storage medium

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3467631B2 (en) * 1994-06-07 2003-11-17 株式会社ルネサステクノロジ Logic LSI
JPH0923322A (en) * 1995-07-06 1997-01-21 Murata Mach Ltd Facsimile equipment with memory communication function
JP2002366252A (en) * 2001-06-11 2002-12-20 Kenwood Corp System and method for controlling operation frequency, portable information processing terminal and program
KR100479329B1 (en) 2001-12-24 2005-03-30 한국전자통신연구원 Method for mpeg decoding using of dynamic voltage and frequency scaling
JP4054917B2 (en) * 2003-09-17 2008-03-05 カシオ計算機株式会社 Imaging apparatus, moving image capturing method thereof, and program
JP2008047468A (en) * 2006-08-18 2008-02-28 Alps Electric Co Ltd Card connector

Also Published As

Publication number Publication date
JP4254805B2 (en) 2009-04-15
KR20070026059A (en) 2007-03-08
CN100456807C (en) 2009-01-28
TW200731783A (en) 2007-08-16
CN1925563A (en) 2007-03-07
KR100817978B1 (en) 2008-03-31
JP2007097125A (en) 2007-04-12

Similar Documents

Publication Publication Date Title
TWI317602B (en) Digital camera, memory medium stored with action frequency set program, and image processing device
TWI292864B (en) Portable electrical machine having power control function and power control method thereof
JP5025104B2 (en) Imaging apparatus, control method therefor, and computer program
US20060125934A1 (en) Image pickup apparatus adapted to carry out parallel operations and control method
JP2001169167A (en) Electronic camera
JP5411623B2 (en) Image processing apparatus and method
JP2007282265A (en) Digital camera
TWI245555B (en) Camera, starting method of camera and recording medium comprising program
JP2011077654A (en) Imaging apparatus, control method thereof and program
JP2010097311A (en) Semiconductor device and semiconductor integrated circuit
JP2007266676A (en) Imaging apparatus, method and program for displaying photographed image, and method and program for deleting photographed image
JP2005033454A (en) Photographing apparatus
JP3816401B2 (en) Data recording device
JP2002199328A (en) Imaging unit, imaging method, storage medium and integration circuit
JP5338293B2 (en) Imaging apparatus, imaging method, and imaging control program
JP4034603B2 (en) Digital camera
JP2004193890A (en) Digital camera
JP4181352B2 (en) Digital camera
JP2005005841A (en) Digital camera
JP2005079667A (en) Photographing apparatus
JP5476851B2 (en) Imaging device
JP5665309B2 (en) Imaging device
JP2005268864A (en) Digital camera
JP2005051347A (en) Imaging apparatus
JP2009296656A (en) Digital camera

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees