TWI257257B - An apparatus and method for video coding system - Google Patents

An apparatus and method for video coding system

Info

Publication number
TWI257257B
TWI257257B TW93140703A TW93140703A TWI257257B TW I257257 B TWI257257 B TW I257257B TW 93140703 A TW93140703 A TW 93140703A TW 93140703 A TW93140703 A TW 93140703A TW I257257 B TWI257257 B TW I257257B
Authority
TW
Taiwan
Prior art keywords
data
video coding
comparison
memory
anew
Prior art date
Application number
TW93140703A
Other languages
Chinese (zh)
Other versions
TW200623888A (en
Inventor
Shih-Chang Hsia
Original Assignee
Nat Kaohsiung First University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Kaohsiung First University filed Critical Nat Kaohsiung First University
Priority to TW93140703A priority Critical patent/TWI257257B/en
Application granted granted Critical
Publication of TWI257257B publication Critical patent/TWI257257B/en
Publication of TW200623888A publication Critical patent/TW200623888A/en

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

The present invention relates to an apparatus and method for video coding system. More particularly, it presents a new addressing method that uses the bit allocation approach to simplify the computational circuit. Besides, this method significantly improves anew memory access speed. For the bit allocation requirement, anew memory structure is designed using pseudo address decoding concept to reduce the I/O complexity and to shorten the access time. The memory IP integrated to practical video coding systems is also presented. For the fast motion search, a novel comparison-cell that can do the comparison of n-data at a time based on dynamic logic methodology. The results of n-data are then passed to the m-bit NAND gate for the final comparison, where m corresponds to the word length of each data. Compared to the conventional comparators, the number of transistors can be efficiently reduced and the circuit delay time is also shortened.
TW93140703A 2004-12-27 2004-12-27 An apparatus and method for video coding system TWI257257B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW93140703A TWI257257B (en) 2004-12-27 2004-12-27 An apparatus and method for video coding system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW93140703A TWI257257B (en) 2004-12-27 2004-12-27 An apparatus and method for video coding system

Publications (2)

Publication Number Publication Date
TWI257257B true TWI257257B (en) 2006-06-21
TW200623888A TW200623888A (en) 2006-07-01

Family

ID=37704264

Family Applications (1)

Application Number Title Priority Date Filing Date
TW93140703A TWI257257B (en) 2004-12-27 2004-12-27 An apparatus and method for video coding system

Country Status (1)

Country Link
TW (1) TWI257257B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI478584B (en) * 2007-03-08 2015-03-21 Realtek Semiconductor Corp Apparatus and method thereof for encoding/decoding video

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI478584B (en) * 2007-03-08 2015-03-21 Realtek Semiconductor Corp Apparatus and method thereof for encoding/decoding video

Also Published As

Publication number Publication date
TW200623888A (en) 2006-07-01

Similar Documents

Publication Publication Date Title
US8195839B2 (en) Apparatus and method for producing identifiers regardless of mixed device type in a serial interconnection
US7558131B2 (en) NAND system with a data write frequency greater than a command-and-address-load frequency
US8391099B2 (en) Integrated circuit memory device, system and method having interleaved row and column control
US10410696B2 (en) Methods and apparatuses for command shifter reduction
CN1992073B (en) Address decoder, storage device, processor device, and address decoding method
KR20200019232A (en) GPU parallel Huffman decoding
US9196350B2 (en) Active control device, semiconductor device and system including the same
WO2021050414A3 (en) Processing method and apparatus for translation lookaside buffer flush instruction
US7251707B1 (en) Content based content addressable memory block enabling using search key
US6308249B1 (en) Storing data in a grey code system
TWI257257B (en) An apparatus and method for video coding system
US20060203905A1 (en) Video coding system
KR100399412B1 (en) Semiconductor memory device comprising more than two internal banks of different sizes
US9135011B2 (en) Next branch table for use with a branch predictor
US10152766B2 (en) Image processor, method, and chipset for increasing intergration and performance of image processing
US9141566B2 (en) Method of accessing on-chip read only memory and computer system thereof
US20180253258A1 (en) Transaction elimination using metadata
US9281024B2 (en) Write/read priority blocking scheme using parallel static address decode path
KR20070082107A (en) Semiconductor memory device and method of semiconductor memory device test for pin reduction
US9190133B2 (en) Apparatuses and methods for a memory die architecture including an interface memory
US7139215B2 (en) Apparatus and method of word line decoding for deep pipelined memory
JP2018106771A (en) Semiconductor memory device
KR20050011456A (en) Semiconductor memory device for reducing current consumption during precharge operation
EP2585907B1 (en) Accelerating execution of compressed code
TW200703363A (en) And-type match-line scheme for content addressable memories

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees