TW419782B - Method for forming shallow trench isolation in integrated circuits - Google Patents
Method for forming shallow trench isolation in integrated circuits Download PDFInfo
- Publication number
- TW419782B TW419782B TW87100740A TW87100740A TW419782B TW 419782 B TW419782 B TW 419782B TW 87100740 A TW87100740 A TW 87100740A TW 87100740 A TW87100740 A TW 87100740A TW 419782 B TW419782 B TW 419782B
- Authority
- TW
- Taiwan
- Prior art keywords
- oxide layer
- silicon oxide
- shallow trench
- forming
- scope
- Prior art date
Links
Landscapes
- Element Separation (AREA)
Abstract
Description
419782419782
.修正 __ 案號 87100740 五、發明說明(1) 詳細說明: 技術領域: 本發明係關於一種在積體電路中形成淺渠溝隔離 (Shallow Trench Isolation)的方法。 發明背景: 近年來,隨著積體電路記憶元密度的快速增加 各 電晶艘之間的間隔也越來越小。為確保電晶體的運作不會 受到其他電晶體的干擾,必須設法使所有電晶體都彼此隔 離’以防止閉鎖(Latch Up)現象的發生,這樣的製程技術 被稱為隔離製程(Isolation Process)。 早期廣被業界使用的隔離製程是區域氧化法(L〇cal Oxidation; LOCOS)。它是利用熱氧化技術在各電晶體之 間形成厚度達幾千埃的場氧化層,利用二氧化矽的不導電 性來形成各電晶體之間的阻隔。利用區域氧化法做為隔離 製程有一項無法避免的缺點,即是在用濕式氧化法形成場 氧化層時會有鳥嘴(Bird,s Beak)現象發生,影響到後續 主動元件區域的製程β在積體電路的製程技術進入次微米 或深次微米之後,鳥嘴現象的不良影響將更形嚴重。另外 ’在形成場氧化層之前,通常會以ρ型離子進行離子佈植 ’再藉高溫步驟將之趨入(Drive Ιη)矽基板内來形成通道 阻絕(Channel Stop)。在積體電路的製程技術進入次微米 或深次微米之後,後續許多高溫步驟將可能造成過度的熱 擴散’而導致嚴重的窄寬度效應(Narrow-Width Effects) 。為因應次微米或深次微米製程的需求,許多新的隔離製. Amendment __ Case No. 87100740 V. Description of the invention (1) Detailed description: Technical field: The present invention relates to a method for forming a shallow trench isolation in an integrated circuit. Background of the invention: In recent years, with the rapid increase of the density of memory cells in integrated circuits, the interval between the crystal vessels has become smaller and smaller. In order to ensure that the operation of the transistor will not be interfered by other transistors, it is necessary to try to isolate all the transistors from each other ’to prevent the occurrence of latch-up. This process technology is called Isolation Process. The early isolation process that was widely used in the industry was the LOcal Oxidation (LOCOS) method. It uses thermal oxidation technology to form a field oxide layer between the transistors with a thickness of several thousand angstroms, and uses the non-conductivity of silicon dioxide to form the barrier between the transistors. There is an unavoidable disadvantage of using the area oxidation method as the isolation process, that is, when the field oxide layer is formed by the wet oxidation method, a bird's beak (Bird, s Beak) phenomenon occurs, which affects the subsequent process of the active device region β After the integrated circuit process technology enters the sub-micron or deep sub-micron, the adverse effects of the bird's beak phenomenon will become more serious. In addition, “before the field oxide layer is formed, ion implantation is usually performed with p-type ions” and then it is driven into the (Drive In) silicon substrate by a high temperature step to form a channel stop. After the integrated circuit process technology enters the sub-micron or deep sub-micron, many subsequent high-temperature steps may cause excessive thermal diffusion ’and cause severe narrow-width effects. To meet the needs of sub-micron or deep sub-micron processes, many new isolation systems
D:\CSpatent\87100740. ptc 2000.09.11.004 第4頁 419782 -案號 8710.07却一 -B _ 五、發明說明⑵ — 程技術被開發出來以取代區域氧化法。 其中最被看好的一種稱為淺渠溝隔離⑺“丨1〇w Trench Isolation)。所述淺渠溝隔離是先在基板上進行 局部餘刻以形成淺渠溝’利用化學氣相沉積法形成一介電 層將該淺渠溝填滿後並進行回餘刻,以形成淺渠溝隔離, 在所述淺渠溝隔離之間為主動元件區域。在積體電路的實 際佈局中’部份區域僅需要小面積的淺渠溝隔離,而部份 區域則需要大面積的淺渠溝隔離《在製作大面積淺渠溝隔 離時’當利用化學氣相沉積法形成一介電層將該大面積淺 渠溝填滿後,在該淺渠溝之外亦形成一極厚的介電層;因 此後續之回蚀刻步驟所需要的時間極長,因回蝕刻終止點 之控制不易’很容易因過度蚀刻而形成碟狀現象(Dishing Effect)。後續在主動元件區域以熱氧化技術形成電晶體 的閘氧化層時’因為在淺渠溝邊角處的應力較大,該邊角 上所形成的閘氧化層厚度明顯減小,而使後續所形成的電 晶艘發生轉折效應(Kink Effect)。所述電晶艘的轉折效 應,係電晶體不正常導通(Turn-On)或提早導通的現象。 因此以傳統淺渠溝隔離技術所後續形成的電晶體,將無法 滿足積體電路的電性需求。 ’ 為了解決碟狀現象,有許多新的製程被開發出來,例 如將一個大面積的淺渠溝改成複數個小面積淺渠溝的名義 圊案(Dummy Pattern)、反相光罩(Reverse_T〇ne Mask)、 或過度塗佈(Over Coating)等製程^但上述製程都需要相 當繁複的步驟’且耗費很大成本,都不適宜被採用來取代D: \ CSpatent \ 87100740. Ptc 2000.09.11.004 page 4 419782-case number 8710.07 but one -B _ 5. Description of the invention-Process technology was developed to replace the area oxidation method. One of the most promising is called shallow trench isolation. "10w Trench Isolation". The shallow trench isolation is firstly formed on the substrate to form a shallow trench, which is formed by chemical vapor deposition. A dielectric layer is used to fill the shallow trenches and then etch back to form the shallow trench isolations, and the active element area is between the shallow trench isolations. In the actual layout of the integrated circuit, the 'part' Areas only require a small area of shallow trench isolation, while some areas require a large area of shallow trench isolation. "When making a large area of shallow trench isolation, 'When using a chemical vapor deposition method to form a dielectric layer After the area of the shallow trench is filled, a very thick dielectric layer is also formed outside the shallow trench; therefore, the time required for the subsequent etch-back step is extremely long, because it is not easy to control the etch-back termination point. Over-etching to form a dishing effect (Dishing Effect). When the gate oxide layer of the transistor is subsequently formed by thermal oxidation technology in the area of the active element, 'because the stress at the corner of the shallow trench is greater, Significantly reduced gate oxide thickness It is small, which causes the Kink Effect to occur in the subsequent formation of the transistor. The turning effect of the transistor is a phenomenon that the transistor is turned on or turned off earlier. Therefore, the traditional shallow channel The transistor formed by the trench isolation technology will not be able to meet the electrical requirements of the integrated circuit. 'In order to solve the dish-shaped phenomenon, many new processes have been developed, such as changing a large shallow trench to a plurality of shallow trenches Processes such as a small pattern of a shallow trench (Dummy Pattern), a reverse mask (Reverse_Tone Mask), or an over coating process, etc. ^ But the above processes all require quite complicated steps' and are very expensive Cost, are not suitable to be replaced
2000. 09.11.005 第5頁 D:\CSpatent\87100740. ptc ----案號87100740_年月 曰 n___ 五、發明說明(3) 區域氧化法0 發明概述: 本發明的主要目的為提供一種形成淺渠溝隔離 (Shallow Trench Isolation)的方法。 本發明的次要目的為提供一種淺渠溝隔離,以供積體 電路隔離製程(Isolation Process)使用》 本發明係利用以下之製程方法,而達成上述的目的: 在一半導體基板上陸續形成一層第一氧化梦層、一層複晶 矽層、一氮化矽層及一層第二氡化矽層,利用微影及蝕刻 技術定義出淺渠溝區域。接著以該第一氧化矽層、複晶矽 層、該氤化矽層、及該第二氧化矽層做為硬式護罩,對該 半導體基板進行蚀刻以形成淺渠溝,之後並進行熱氧化步 驟。接著形成第三氧化矽層,並利用化學機械研磨技術對 所述第三氧化矽層進行研磨,將所述第二氧化矽層上方的 該第三氧化矽層去除。 接著形成一第四氧化矽層,將所述淺渠溝填滿,該第 四氧化矽層在該第三氧化矽層上的沉積速率比在該第二氧 化梦層上的沉積速率快’並進行回火步驟。利用化學機械 研磨技術對所述第四氧化矽層及第二氡化矽層進行回钱刻 步驟,以氮化矽層做為蝕刻終止層。本發明所述在積體電 路中形成淺渠溝隔離的方法於焉完成。 圖式的簡要說明: 圖一是本發明第一實施例中形成淺渠溝區域的剖面示意 ® ° '2000. 09.11.005 Page 5 D: \ CSpatent \ 87100740. Ptc ---- Case No. 87100740_year month n___ V. Description of the invention (3) Regional oxidation method 0 Summary of the invention: The main purpose of the present invention is to provide a Method for forming shallow trench isolation. A secondary object of the present invention is to provide a shallow trench isolation for use in an integrated circuit isolation process. The present invention uses the following process methods to achieve the above-mentioned object: A layer is formed on a semiconductor substrate one after another. The first oxide layer, a polycrystalline silicon layer, a silicon nitride layer, and a second silicon halide layer define a shallow trench area using lithography and etching techniques. Then, the first silicon oxide layer, the polycrystalline silicon layer, the siliconized silicon layer, and the second silicon oxide layer are used as a hard cover, and the semiconductor substrate is etched to form a shallow trench, and then thermal oxidation is performed. step. Then, a third silicon oxide layer is formed, and the third silicon oxide layer is polished by using a chemical mechanical polishing technique to remove the third silicon oxide layer above the second silicon oxide layer. A fourth silicon oxide layer is then formed to fill the shallow trenches. The deposition rate of the fourth silicon oxide layer on the third silicon oxide layer is faster than the deposition rate on the second oxide layer. Perform the tempering step. A chemical-mechanical polishing technique is used to perform a money-back engraving step on the fourth silicon oxide layer and the second silicon halide layer, and the silicon nitride layer is used as an etching stop layer. The method for forming shallow trench isolation in integrated circuits according to the present invention is completed in 焉. Brief description of the drawings: Fig. 1 is a schematic cross-sectional view of a shallow trench formed in the first embodiment of the present invention.
D:\CSpatent\87100740.ptcD: \ CSpatent \ 87100740.ptc
2000.09.11.006 41978^ 案號 87100740 年月曰 修正 五、發明說明(4) 圖二是本發明第一實施例中形成第三氧化矽層的剖面示意 圖。 圖三是本發明第一實施例中回蝕刻第三氧化矽層的剖面示 意圖β 圖四是本發明第一實施例中形成第四氧化矽層的剖面示意 圖。 圖五是本發明第一實施例中回蝕刻第四氧化矽層及第二氧 化梦層的剖面示意圊。 圖六是本發明第一實施例中去除氮化矽層的剖面示意圖。 圊七是本發明第二實施例中形成淺渠溝區域的剖面示意 圖。 圖八是本發明第二實施例中形成第三氧化矽層的剖面示意 圖。 圖九是本發明第二實施例中回餘刻第三氧化碎層的剖面示 意圊。 圖十是本發明第二實施例中形成第四氧化矽層的剖面示意 圖。 圖十一是本發明第二實施例中去除氮化矽層及第一氧化矽 層的剖面示意圖。 圖號說明 10- 基板 20- 第一氧化矽層 25- 複晶矽層 30- 氮化矽層 35- 第二氧化矽層 40- 淺渠溝 50- 第三氧化矽層 50a- 殘餘的第三氧化矽層2000.09.11.006 41978 ^ Case number 87100740 Rev. V. Description of the invention (4) Figure 2 is a schematic cross-sectional view of a third silicon oxide layer formed in the first embodiment of the present invention. Fig. 3 is a schematic cross-sectional view of the third silicon oxide layer etched back in the first embodiment of the present invention. Fig. 4 is a schematic cross-sectional view of the fourth silicon oxide layer formed in the first embodiment of the present invention. FIG. 5 is a schematic cross-sectional view of the fourth silicon oxide layer and the second oxide dream layer in the first embodiment of the present invention. FIG. 6 is a schematic cross-sectional view of removing a silicon nitride layer in the first embodiment of the present invention. 27 is a schematic cross-sectional view of a shallow trench area formed in the second embodiment of the present invention. Fig. 8 is a schematic cross-sectional view of a third silicon oxide layer formed in the second embodiment of the present invention. Fig. 9 is a schematic cross-sectional view of a third oxidized debris layer in the second embodiment of the present invention. Fig. 10 is a schematic sectional view of a fourth silicon oxide layer formed in the second embodiment of the present invention. FIG. 11 is a schematic cross-sectional view of removing a silicon nitride layer and a first silicon oxide layer in a second embodiment of the present invention. Drawing number description 10- substrate 20- first silicon oxide layer 25- polycrystalline silicon layer 30- silicon nitride layer 35- second silicon oxide layer 40- shallow trench 50- third silicon oxide layer 50a- remaining third Silicon oxide
D:\CSpatent\87100740. ptc 第7頁 2000.09.11.007 419782 --- 案號87100740_年 月 曰 ^^ 五、發明說明(5) 60-第四氧化矽層 70-淺渠溝隔離 第一實施例 請參閱圖一,在半導體基板1〇上陸續形成一層第一 氧化矽層(Oxide)20、一層複晶矽25、一氮化石夕層 (Nitride)3G及一層第二乳化梦層35,再利用微影與離子 餘刻技術定義出邊渠溝的區域。接著以該第一氧化碎層 20、複晶矽25、氮化矽層30及第二氧化矽層35做為硬 式護罩(Hard Mask)對半導體基板進行钱刻,以形成淺 渠溝40。隨後進行熱氧化步驟,其目的在於使所述淺渠 溝40歷經高溫處理,使淺渠溝内壁的原子得以重新排 列,以修補因蝕刻過程中高能量離子撞擊所造成的缺陷; 該熱氡化步驟會在該淺渠溝的内壁形成一極薄氧化矽層 (圖中未標示出)。 形成所述氮化矽層30的作用,係當進行淺渠溝蝕刻時 作為保護主動元件區域(Active Region)的幕罩,其厚度 在1000埃至2000埃之間。所述第一氧化矽層2〇係以熱 氧化技術或化學氣相沉積法所形成,其主要功能係做為該 氮化矽層30的襯墊(Pad) ’以緩和該氮化矽層3〇和矽基 板10之間過大的應力’其厚度在3 〇埃至2 〇〇埃之間。所 述複晶矽的厚度在500埃至2〇〇〇埃之間。所述第二氧化 矽層3 5係利用高溫沉積技術所形成的高溫氧化矽層(H i宮匕D: \ CSpatent \ 87100740. Ptc Page 7 2000.09.11.007 419782 --- Case No. 87100740_Year Month ^ V. Description of the invention (5) 60- Fourth silicon oxide layer 70- Shallow trench isolation first implementation For example, please refer to FIG. 1. On the semiconductor substrate 10, a first silicon oxide layer (Oxide) 20, a polycrystalline silicon 25, a nitride nitride layer 3G, and a second emulsified dream layer 35 are successively formed. The lithography and ion-etching techniques were used to define the area of the side channel. Then, the semiconductor substrate is engraved with the first oxide chip 20, the polycrystalline silicon 25, the silicon nitride layer 30, and the second silicon oxide layer 35 as a hard mask to form a shallow trench 40. A thermal oxidation step is subsequently performed, the purpose of which is to subject the shallow trench 40 to high temperature treatment, so that the atoms on the inner wall of the shallow trench can be rearranged to repair defects caused by the impact of high-energy ions during the etching process; A very thin silicon oxide layer (not shown in the figure) will be formed on the inner wall of the shallow trench. The function of forming the silicon nitride layer 30 is to serve as a mask for protecting the active region when performing shallow trench etching, and the thickness is between 1000 angstroms and 2000 angstroms. The first silicon oxide layer 20 is formed by a thermal oxidation technique or a chemical vapor deposition method, and its main function is to serve as a pad (Pad) of the silicon nitride layer 30 to relax the silicon nitride layer 3. Excessive stress between 〇 and the silicon substrate 10 'its thickness is between 30 angstroms and 2000 angstroms. The thickness of the polycrystalline silicon is between 500 Angstroms and 2000 Angstroms. The second silicon oxide layer 35 is a high-temperature silicon oxide layer (Hy
Temperature Oxide),其厚度在50 0埃至2 0 0 0埃之間。 請參考圊二,形成第三氧化矽層5〇。所述第三氧化 矽層係以臭氧/四乙氧基矽烷(〇3/TEOS)為反應氣體(其中Temperature Oxide), with a thickness between 50 Angstroms and 2000 Angstroms. Please refer to the second step to form a third silicon oxide layer 50. The third silicon oxide layer uses ozone / tetraethoxysilane (〇3 / TEOS) as a reaction gas (where
D:\CSpatent\87100740. ptc 第8頁 2000.09.n__ 419782 _案號87100740_年月日 修正___ 五、發明說明(6) 臭氧的流量少於四乙氧基矽烷的流量),利用常壓化學氣 相沉積法(Atmospheric Pressure Chemical Vapor Deposition; APCVD)或次大氣壓化學氣相沉積法(Sub-Atmospheric Pressure Chemical Vapor Deposition; SACVD)所形成,其厚度在5 0 0至2 00 0埃之間。利用本製 程所形成的第三氧化矽50,具優良的階梯覆蓋(Step Coverage)性質,如圖二所示》 請參考圖三’接著利用化學機械研磨技術或以離子钱 刻技術進行回钻刻,將所述第二氧化矽層3 5上方的該第 三氧化矽層5 0去除。之後並在氫氟酸液中進行短時間的 浸入(Dip)步驟,以去除淺渠溝内的雜質。此時淺渠溝内 壁的表面係以臭氧/四乙氧基矽烷(〇3/TEOS)為反應氣體的 殘餘第三氧化層5 0 a,而淺渠溝外的表面則是以高溫氣化 技術所形成的第二氧化矽層35,如圖三所示。 請參考圖四,形成第四氧化矽層,將所述淺渠溝填 滿’該第四氧化矽層在該第三氧化矽層上的沉積速率比在 該第二氧化矽層上的沉積速率快。所述第四氧化矽層係 以臭氧/四乙氧基矽烷(〇3/TEOS)為反應氣體(其中臭氡的 流量較四乙氧基石夕烧的流量大十倍以上),利用常壓化學 氣相沉積法(A PC V D)或次大氣壓化學氣相沉積法(s A c VD)所 形成’其反應溫度在350 °C至450 °C之間,其厚度在3〇〇〇至 15000埃之間。隨後並進行回火步驟,在8〇〇_11〇(rc的高 溫下通以氮氣,進行時間介於15-60分鐘之間。 利用本製程所形成的第四氧化矽6〇,具有非常特殊D: \ CSpatent \ 87100740. Ptc page 8 2000.09.n__ 419782 _ case number 87100740_ year month day correction ___ 5. Description of the invention (6) The flow of ozone is less than the flow of tetraethoxysilane), using atmospheric pressure It is formed by Atmospheric Pressure Chemical Vapor Deposition (APCVD) or Sub-Atmospheric Pressure Chemical Vapor Deposition (SACVD), and its thickness is between 500 and 2000 Angstroms. The third silicon oxide 50 formed by this process has excellent Step Coverage properties, as shown in Figure 2. "Please refer to Figure 3 'and then use chemical mechanical polishing technology or ion money engraving technology for back drilling. Removing the third silicon oxide layer 50 above the second silicon oxide layer 35. After that, a short-time dipping step is performed in the hydrofluoric acid solution to remove impurities in the shallow trench. At this time, the surface of the inner wall of the shallow trench is a residual third oxide layer 50 a with ozone / tetraethoxysilane (〇3 / TEOS) as the reaction gas, and the surface outside the shallow trench is based on high temperature gasification technology. The formed second silicon oxide layer 35 is shown in FIG. 3. Please refer to FIG. 4, a fourth silicon oxide layer is formed, and the shallow trench is filled. The deposition rate of the fourth silicon oxide layer on the third silicon oxide layer is higher than the deposition rate of the second silicon oxide layer. fast. The fourth silicon oxide layer uses ozone / tetraethoxysilane (〇3 / TEOS) as a reaction gas (where the flow rate of stinky odor is more than ten times greater than the flow rate of tetraethoxylithium sinter), using atmospheric pressure chemistry Formed by vapor deposition (A PC VD) or sub-atmospheric chemical vapor deposition (s A c VD). Its reaction temperature is between 350 ° C and 450 ° C, and its thickness is between 3,000 and 15,000 angstroms. between. Subsequently, a tempering step is performed, and nitrogen is passed at a high temperature of 800-110 ° C for a period of time between 15-60 minutes. The fourth silicon oxide 60 formed by this process has a very special
修正 案號 87100740 五、發明說明(7) 的性質,其沉積速率在以臭氧/四乙氧基矽烷⑺〆TE〇s) 為反應氣體所形成的氧化矽層表面很迅速,但在以高溫氧 化技術所形成的氧化矽層表面則很緩慢,後者的沉積速度 只有前者沉積速度的20-50 %。因為淺渠溝内壁的表面係 以臭氧/四乙氧基矽烷(〇3/TE〇s)為反應氣體的殘餘第三氧 化層5 0 a ,而淺渠溝外的表面則是以高溫氧化技術所形成 的第二氧化矽層35,因此所述第四氧化矽層6〇在淺渠溝内 壁的沉積速率遠大於其在淺渠溝外的沉積速率。如圖四所 示,所形成的第四氧化矽層6 〇能將該淺渠溝填滿,然而在 淺渠溝之外只形成一極薄之氧化矽層,此為本發明的重點 所在。 請參考圖五*利用化學機械研磨技術對所述第四氧化 矽層60及第二氧化矽層35進行回蝕刻步驟,以氮化矽層 30做為蝕刻終止層。此時在淺渠溝外之第四氧化矽層6〇 極薄,因此該回蝕刻步驟所需時間較傳統製程縮短許多’ 如此便可避免因回蝕刻時間過長而造成的碟狀現象 (Dishing Effect),有利於後續製程的進行。 請參考圏六,最後去除氮化矽層30,獲致品質良好 的淺渠溝隔離70 ’而所餘留下的複晶矽層25及第一氧化 矽層20並同時在主動元件區域上形成電晶體的閘氡化層 和閘極導電層。本發明所述在積體電路中形成淺渠溝的方 法於焉完成。 第二實施例 請參閱圖七,在半導體基板1〇上陸績形成一層第一Amendment No. 87100740 5. The nature of the description of invention (7), its deposition rate is very fast on the surface of the silicon oxide layer formed by using ozone / tetraethoxysilane (TE0s) as a reaction gas, but it is oxidized at high temperature The surface of the silicon oxide layer formed by the technology is very slow, and the deposition rate of the latter is only 20-50% of that of the former. Because the surface of the inner wall of the shallow trench is a residual third oxide layer 50 a with ozone / tetraethoxysilane (〇3 / TE〇s) as the reaction gas, and the surface outside the shallow trench is based on high temperature oxidation technology. The second silicon oxide layer 35 is formed, and therefore the deposition rate of the fourth silicon oxide layer 60 on the inner wall of the shallow trench is much higher than the deposition rate of the fourth silicon oxide layer 60 outside the shallow trench. As shown in Figure 4, the fourth silicon oxide layer 60 can fill the shallow trench, but only a very thin silicon oxide layer is formed outside the shallow trench, which is the focus of the present invention. Please refer to FIG. 5 * Chemical mechanical polishing technology is used to etch back the fourth silicon oxide layer 60 and the second silicon oxide layer 35, and the silicon nitride layer 30 is used as an etching stop layer. At this time, the fourth silicon oxide layer 60 outside the shallow trench is extremely thin, so the time required for the etch-back step is much shorter than that of the traditional process. 'This can avoid the dish-like phenomenon caused by the long etch-back time (Dishing Effect), which is conducive to the subsequent process. Please refer to Article 26. Finally, the silicon nitride layer 30 is removed, and a good shallow trench isolation 70 ′ is obtained. The remaining polycrystalline silicon layer 25 and the first silicon oxide layer 20 are left at the same time. The gated layer and gate conductive layer of the crystal. The method for forming a shallow trench in an integrated circuit according to the present invention is completed in a short time. Second Embodiment Referring to FIG. 7, a first layer is formed on the semiconductor substrate 10.
D:\CSpatent\87100740. ptc 第10頁 2000.09.11.010 419782 案號 87100740 月曰 修正 五、發明說明(8) 氧化矽層(Oxide )20、_氮化矽層(Nitride )30及一層第 二氧化矽層35 ’再利用微影與離子蝕刻技術定義出淺渠 溝的區域。接著以該第一氧化矽層2〇、該氬化矽層3〇及 一層第二氧化矽層35做為硬式護罩(Hard Mask)對半導體 基板1 0進行蝕刻’以形成淺渠溝4〇。隨後進行熱氡化步 驟’其目的在於使所述淺渠溝4 0歷經高溫處理,使淺渠 溝内壁的原子得以重新排列,以修補因蝕刻過程中高能量 離子撞擊所造成的缺陷;該熱氧化步驟會在該淺渠溝的内 壁形成一極薄氧化矽層(圖中未標示出)。 形成所述氮化矽層3 0的作用,係當進行淺渠溝蝕刻時 作為保護主動元件區域(Active Region)的幕罩,其厚度 在1 000埃至2000埃之間。所述第一氧化矽層20係以熱 氧化技術或化學氣相沉積法所形成,其主要功能係做為該 氮化矽層3 0的襯墊(Pad ),以緩和該氮化矽層3 0和矽基 板10之間過大的應力,其厚度在30埃至200埃之間。所 述第二氧化矽層50係利用高溫沉積技術所形成的高溫氧 化矽層(High Temperature Oxide),其厚度在50 0埃至 200 0埃之間。 請參考圊八,形成第三氧化矽層50。所述第三氧化 矽層,係以臭氡/四乙氧基矽烷(〇3/TEOS)為反應氣體(其 中臭氧的流量少於四乙氧基矽烷的流量),利用常壓化學 氣相沉積法(Atmospheric Pressure Chemical Vapor Deposi t ion; APCVD)或次大氣壓化學氣相沉積法(Sub-D: \ CSpatent \ 87100740. Ptc Page 10, 2000.09.11.010 419782 Case No. 87100740 Revised month 5. Description of the invention (8) Silicon oxide layer (Oxide) 20, silicon nitride layer (Nitride) 30 and a second oxide The silicon layer 35 'uses lithography and ion etching techniques to define the shallow trench area. Then, the semiconductor substrate 10 is etched with the first silicon oxide layer 20, the silicon argon layer 30, and a second silicon oxide layer 35 as a hard mask to form a shallow trench 4. . Subsequently, a thermal annealing step is performed, whose purpose is to subject the shallow trench 40 to high temperature treatment, so that the atoms on the inner wall of the shallow trench can be rearranged to repair defects caused by high-energy ion impact during the etching process; the thermal oxidation In the step, a very thin silicon oxide layer is formed on the inner wall of the shallow trench (not shown in the figure). The function of forming the silicon nitride layer 30 is to serve as a mask for protecting the active region when performing shallow trench etching, and the thickness is between 1000 angstroms and 2000 angstroms. The first silicon oxide layer 20 is formed by a thermal oxidation technique or a chemical vapor deposition method, and its main function is to serve as a pad (Pad) of the silicon nitride layer 30 to relax the silicon nitride layer 3. Excessive stress between 0 and the silicon substrate 10 has a thickness between 30 angstroms and 200 angstroms. The second silicon oxide layer 50 is a high temperature oxide layer (High Temperature Oxide) formed by using a high temperature deposition technology, and has a thickness between 50 angstroms and 200 angstroms. Please refer to 28. The third silicon oxide layer 50 is formed. The third silicon oxide layer is based on odorant / tetraethoxysilane (〇3 / TEOS) as a reaction gas (wherein the flow rate of ozone is less than the flow rate of tetraethoxysilane), and atmospheric chemical vapor deposition is used. (Atmospheric Pressure Chemical Vapor Depositon; APCVD) method or Sub-atmospheric pressure chemical vapor deposition method (Sub-
Atmospheric Pressure Chemical Vapor Deposition;Atmospheric Pressure Chemical Vapor Deposition;
D:\CSpatent\87100740.ptcD: \ CSpatent \ 87100740.ptc
第11頁 2000.09.11.011 案號 87100740 曰 修正 五、發明說明(9) SACVD)所形成,其厚度在500至2000埃之間。利用本製 程所形成的第三氧化矽,具優良的階梯覆篕(Step Coverage)性質,如圖八所示。 請參考圖九,接著利用化學機械研磨技術或離子蝕刻 技術進行回蝕刻,將所述第二氧化矽層上方的該第三氧化 矽層去除。之後並在氫氟酸液中進行短時間的浸入(Dip) 步驟,以去除淺渠溝内的雜質。此時淺渠溝内壁的表面係 以臭氧/四乙氧基矽烷(03/TE0S)為反應氣體的殘餘第三氧 化層,而淺渠溝外的表面則是以高溫氧化技術所形成的第 二氧化妙層,如圖九所示。 請參考圖十,形成第四氧化矽層,將所述淺渠溝填 滿’該第四氧化矽層在該第三氧化矽層上的沉積速率比在 該第二氧化梦層上的沉精速率快。所述第四氧化石夕層,係 以臭氧/四乙氧基矽烷(〇a/TEOS)為反應氣體(其中臭氧的 流量較四乙氧基矽烷的流量大十倍以上),利用常壓化學 氣相沉積法(APCVD)或次大氣壓化學氣相沉積法(SACV£))所 形成’其反應溫度在350 °C至450 t之間,其厚度在3〇〇〇 至15000埃之間。隨後並進行回火步驟,在8〇〇丨 的高溫下通以氮氣,進行時間介於丨5 _ 6 〇分鐘之間。 利用本製程所形成的第四氧化矽6〇,具有非常特殊 的性質,其沉積迷率在以臭氧/四乙氧基矽烷(〇3/TE〇s)為 反應氣體所形成的氧化矽層表面很迅速,但在以高溫氧化 技術所形成的氧化矽層表面則很緩慢,後者的沉積速度只 有前者沉積速度的20-50 %。因為淺渠溝内壁的表面係以Page 11 2000.09.11.011 Case No. 87100740 Amendment V. Description of Invention (9) SACVD), its thickness is between 500 and 2000 Angstroms. The third silicon oxide formed by this process has excellent Step Coverage properties, as shown in Figure 8. Please refer to FIG. 9, and then perform etch-back using a chemical mechanical polishing technique or an ion etching technique to remove the third silicon oxide layer above the second silicon oxide layer. Then, a short-time dip (Dip) step is performed in the hydrofluoric acid solution to remove impurities in the shallow trench. At this time, the surface of the inner wall of the shallow trench is a residual third oxide layer using ozone / tetraethoxysilane (03 / TE0S) as a reaction gas, and the surface outside the shallow trench is formed by a high-temperature oxidation technology. Oxidation layer, as shown in Figure 9. Please refer to FIG. 10, a fourth silicon oxide layer is formed, and the shallow trench is filled. The deposition rate of the fourth silicon oxide layer on the third silicon oxide layer is higher than that of the second silicon oxide dream layer. Fast speed. The fourth stone oxide layer uses ozone / tetraethoxysilane (〇a / TEOS) as a reaction gas (wherein the flow rate of ozone is more than ten times greater than the flow rate of tetraethoxysilane), and uses atmospheric pressure chemistry Formed by vapor deposition (APCVD) or subatmospheric chemical vapor deposition (SACV £)), its reaction temperature is between 350 ° C and 450 t, and its thickness is between 3,000 and 15,000 angstroms. Subsequently, a tempering step is performed, and nitrogen gas is passed at a high temperature of 800, and the time is between 5 and 60 minutes. The fourth silicon oxide 60 formed by this process has very special properties. Its deposition rate is on the surface of the silicon oxide layer formed by using ozone / tetraethoxysilane (〇3 / TE〇s) as a reaction gas. It is very fast, but the surface of the silicon oxide layer formed by the high temperature oxidation technology is very slow, and the deposition rate of the latter is only 20-50% of that of the former. Because the surface of the inner wall of the shallow trench is
第12頁 2000.09.11.012 419T〇Page 12 2000.09.11.012 419T〇
1號 8Ή00740 五、發明說明(10) 臭氧/四乙氧基矽烷(〇3/TE〇S)為反應氣體的殘餘第三氧化 :50a,巾淺渠溝外的表面則是以高溫氧化技術所形成的 第一氧化矽層35,因此所述第四氧化矽層6〇在淺渠溝内壁 的沉積速率遠大於其在淺渠溝外的沉積速率。如圖十所 示’所形成的第四氧化矽層60能將該淺渠溝填滿’然而在 淺渠溝之外只形成一極薄之氧化矽層’此為本發明的重點 所在。 請參考圖十一,利用化學機械研磨技術對所述第四氧 化矽層6 0及第二氡化矽層3 5進行回蝕刻步驟,以氮化矽 層30做為蝕刻終止層。此時在淺渠溝外之第四氧化矽層 6 0極薄,因此該回蝕刻步驟所需時間較傳統製程縮短許 多’如此便可避免因回蝕刻時間過長而造成的碟狀現象 (Dishing Effect),有利於後績製程的進行。最後去除氮 化矽層30及第一氧化矽層20,獲致品質良好的淺渠溝隔 離70。本發明所述在積體電路中形成淺渠溝的方法於焉 完成。 本發明所述之在積體電路中形成淺渠溝隔離的方法具 有下列的優點: ~ 1. 本發明所述之在積體電路中形成淺渠溝隔離的方 法,不會造成碟狀現象而影響主動元件區域的後 續製程。 2. 本發明所述之在積體電路中形成淺渠溝隔離的方 法’後續在主動元件區域所形成的電晶體不會發 生轉折效應。No. 1 8Ή00740 V. Description of the invention (10) Ozone / tetraethoxysilane (〇3 / TE〇S) is the residual third oxidation of the reaction gas: 50a, and the surface outside the shallow trench is treated by high temperature oxidation technology. The first silicon oxide layer 35 is formed, so the deposition rate of the fourth silicon oxide layer 60 on the inner wall of the shallow trench is much greater than the deposition rate of the fourth silicon oxide layer 60 outside the shallow trench. The fourth silicon oxide layer 60 formed as shown in Fig. 10 can fill the shallow trench. However, only a very thin silicon oxide layer is formed outside the shallow trench. This is the focus of the present invention. Referring to FIG. 11, the fourth silicon oxide layer 60 and the second silicon oxide layer 35 are etched back by using a chemical mechanical polishing technique, and the silicon nitride layer 30 is used as an etching stop layer. At this time, the fourth silicon oxide layer 60 outside the shallow trench is extremely thin, so the time required for the etch-back step is much shorter than that of the traditional process. Effect), is conducive to the performance of the post-production process. Finally, the silicon nitride layer 30 and the first silicon oxide layer 20 are removed, and a shallow trench isolation 70 of good quality is obtained. The method for forming a shallow trench in an integrated circuit according to the present invention is completed in. The method for forming shallow trench isolation in integrated circuits according to the present invention has the following advantages: ~ 1. The method for forming shallow trench isolation in integrated circuits according to the present invention does not cause a dish-like phenomenon and Affects subsequent processes in the active component area. 2. The method for forming shallow trench isolation in integrated circuits according to the present invention 'will not cause a transition effect in the transistor formed in the active device region.
D:\CSpatent\87100740.ptc 第13頁 2000.09. 11.013 419782 __案號87100740_年月 π 盛正__ 五、發明說明(Π) 3.本發明所述之在積體電路中形成淺渠溝隔離的方 法’不需要加入額外的光罩步驟,不會使製程變 得太複雜。 以上所述係利用較佳實施例詳細說明本發明,而非限 制本發明的範圍,而且熟知此技藝的人士亦能明瞭 而作些微的改變與調整,仍將不失本發明之 迥备 不脫離本發明之精神和範圍β 斤在,亦D: \ CSpatent \ 87100740.ptc page 13 2000.09. 11.013 419782 __case number 87100740_year π Sheng Zheng __ 5. Description of the invention (Π) 3. The invention described in the present invention forms a shallow channel in the integrated circuit The trench isolation method 'does not require the addition of an additional mask step and does not complicate the process too much. The above description uses the preferred embodiments to explain the present invention in detail, but not to limit the scope of the present invention, and those skilled in the art will be able to understand and make slight changes and adjustments, and will still not lose the completeness of the present invention. The spirit and scope of the present invention
D:\CSpatent\87100740. ptc 200°· 09.11.014D: \ CSpatent \ 87100740. Ptc 200 ° 09.11.014
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW87100740A TW419782B (en) | 1998-01-20 | 1998-01-20 | Method for forming shallow trench isolation in integrated circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW87100740A TW419782B (en) | 1998-01-20 | 1998-01-20 | Method for forming shallow trench isolation in integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
TW419782B true TW419782B (en) | 2001-01-21 |
Family
ID=21629377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW87100740A TW419782B (en) | 1998-01-20 | 1998-01-20 | Method for forming shallow trench isolation in integrated circuits |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW419782B (en) |
-
1998
- 1998-01-20 TW TW87100740A patent/TW419782B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100655845B1 (en) | Trench insulation method | |
JP2002270684A (en) | Method for forming bubble-like shallow trench separation, using micromachining technology to remove heavily-doped silicon | |
JPH09321132A (en) | Separating semiconductor device trench elements | |
KR20000059513A (en) | Method for manufacturing shallow trench isolation | |
CN115799162A (en) | Preparation method of semiconductor structure | |
TW419782B (en) | Method for forming shallow trench isolation in integrated circuits | |
US6911374B2 (en) | Fabrication method for shallow trench isolation region | |
KR100226729B1 (en) | Method of forming a device isolation film of semiconductor device | |
KR100505427B1 (en) | Method for forming isolation layer of semiconductor device | |
KR20020037420A (en) | Method for forming isolation layer in semiconductor device | |
KR20030001941A (en) | Method For Manufacturing Semiconductor Devices | |
KR100388458B1 (en) | A method for fabricating semiconductor device using STI process | |
KR20030088235A (en) | Method for forming isolation layer of semiconductor device | |
KR20040048458A (en) | Method for forming isolation layer in semiconductor device | |
KR20030000436A (en) | Method for manufacturing isolation of semiconductor device | |
KR100745056B1 (en) | Method for forming the Isolation Layer of Semiconductor Device | |
CN112349586A (en) | Method for forming semiconductor structure | |
KR100619395B1 (en) | Method for fabricating the semiconductor device | |
KR100876874B1 (en) | Device Separating Method of Semiconductor Device | |
KR100473728B1 (en) | Method of forming a isolation layer in a semiconductor device | |
KR20080088680A (en) | Method for forming shallow trench isolation of semiconductor device | |
KR20010019280A (en) | Method for shallow trench isolation | |
KR20030056388A (en) | Method for forming trench isolation in semiconductor device | |
KR20040053439A (en) | Method for forming an isolation layer in semiconductor device | |
KR20040001224A (en) | Method for manufacturing isolation layer in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |