TW410428B - Process for improving sidewall coverage capability in filling metal to trench - Google Patents
Process for improving sidewall coverage capability in filling metal to trench Download PDFInfo
- Publication number
- TW410428B TW410428B TW88106639A TW88106639A TW410428B TW 410428 B TW410428 B TW 410428B TW 88106639 A TW88106639 A TW 88106639A TW 88106639 A TW88106639 A TW 88106639A TW 410428 B TW410428 B TW 410428B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- trench
- patent application
- scope
- item
- Prior art date
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
410428 五、發明說明（1) 本發明是有關於一種半導體製程，且特別是有關於一 種可改善銅溝填時之邊牆覆蓋能力的製程。 由於元件之線寬尺寸曰益縮小，習知用來溝填溝渠， 以形成内金屬連線之金屬材料由於溝填性不佳，已無法滿 足目前半導體產業的需要。因此，同時具有導電性佳以及 /冓填性質良好兩項優點的銅’便被廣泛地應用於製作低線 寬尺寸的内金屬連線。 為使此利用銅溝填溝渠以製作溝渠式内金屬連線的習 知製程更清楚可見，玆將於第丨A〜〗D圖中詳細說明。 一首先，請參照第1A圖，提供一形成有半導體元件（未 顯不）之基底1〇〇。其次’形成一介電層11{)於基底1〇〇上， 然後以微影程序和蝕刻技術定義介電層丨^ ，並且在内金 屬連線之預定處形成一貫穿介電層110之溝渠120。 接著’請參照第丨B圖和第丨c圖，先利用物理氣相沉積 法形成一阻障層130覆蓋介電層11〇以及溝渠12〇内壁。然 後，再利用物理氣相沉積法形成一銅種子成長層（seed“ layer)135 ’以便如第1(:圖所示般’利用電化學沉積法形 盘=層140於鋼種子成長層135表面’並且將溝渠12〇填 2於鋼層140 *利用電化學沉積法形成，故銅 ，子成，層1 35之厚度太薄時，將無法形成連續性的導 層得填入溝渠120内的銅層產生如圖所示之孔洞15〇。 最後，請參照第1D圖，利用化學機械 =以外區域的多餘銅層14〇、銅種子成長層135以將及？障 層130去除後，所得到的是—具有孔洞㈣的溝渠式銅内連410428 V. Description of the invention (1) The present invention relates to a semiconductor process, and in particular to a process that can improve the ability of a side wall to cover copper trenches during filling. Due to the shrinking of the line width dimensions of components, the metal materials that are conventionally used to fill trenches to form internal metal connections cannot meet the needs of the current semiconductor industry due to poor trench filling properties. Therefore, copper ', which has both the advantages of good electrical conductivity and good filling properties, is widely used for making inner metal wires with low line width dimensions. In order to make the conventional process of using copper trenches to fill trenches to make trench-type internal metal connections more visible, detailed descriptions will be given in Figures A through D. First, referring to FIG. 1A, a substrate 100 on which a semiconductor element (not shown) is formed is provided. Next, a dielectric layer 11 {) is formed on the substrate 100, and then the dielectric layer is defined by a lithography process and an etching technique, and a trench penetrating the dielectric layer 110 is formed at a predetermined position of the inner metal connection. 120. Next, referring to FIGS. 丨 B and 丨 c, a barrier layer 130 is first formed to cover the dielectric layer 11 and the inner wall of the trench 120 by using a physical vapor deposition method. Then, a physical seed deposition method is used to form a copper seed growth layer (seed "layer" 135 'so as to be shown in Fig. 1': an electrochemical deposition method is used to form the disc = layer 140 on the surface of the steel seed growth layer 135 'And fill the trench 12 to the steel layer 140 * formed by the electrochemical deposition method, so when the thickness of copper, sub-forming, layer 1 35 is too thin, a continuous conductive layer can not be formed into the trench 120 The copper layer has a hole 15 as shown in the figure. Finally, please refer to FIG. 1D, and use the excess copper layer 14 in the outer area of the chemical mechanical =, the copper seed growth layer 135 to remove the? Barrier layer 130. Yes-trench-type copper interconnects with holes
410428 五、發明說明（2) ' ' -- 線1 60。孔洞丨50將會使後續完成的元件產生斷路， 品的良率及可靠性。 T低盈 為了改善上述製程之缺點’便有另一種習知製程被提 出L此製程之特徵主要是以一較厚的銅種子成長層，確保 連縯性導電層之形成，以期使填入溝渠内的金屬不會產生 =洞。然而，由於此製程所形成的鋼種子成長層較上述製 ，之銅種子成長層厚得多，故在低線寬設計尺寸的溝渠g 落將會產生突旋（over_hang)結構，阻礙金屬填入溝渠 内’ ^不僅無法防止孔洞的發生，反而使孔洞出現的現象 更為嚴重。此製程將於第1A’〜1D，圖中詳細說明。 首先，請參照第1 a，圖，提供一形成有半導體元件（未 顯示）之基底100。其次，形成一介電層110於基底1〇〇上’ 然後以微影程序和蝕刻技術定義介電層丨丨〇，並且在内金 屬連線之預定處形成一貫穿介電層11〇之溝渠12〇。 〃 接著’晴參照第1B ’圖，利用物理氣相沉積法形成一 阻障層2 0以及—較厚的銅種子成長層135覆蓋介電層11〇 以及溝渠J 20内壁，其中由於阻障層} 3〇較厚，故容易在溝 渠120角落形成—如圖所示之突旋結構135A。 然後’請參照第丨c，圖，再利用電化學沉積法形成一 銅層14〇於銅種子成長層135表面，並且將溝渠1 2〇填滿。 然而’銅，子成長層135之突旋結構135A會阻礙銅的填入 ’且特別是在窄線寬設計時將更為嚴重，故填入溝渠丨2〇 内的銅層便會產生較1C圖更嚴重的孔洞150，。 最後’凊參照第1 D’圊’利用化學機械研磨法將溝渠410428 V. Description of the invention (2) ''-Line 1 60. Holes 50 will cause the completed components to be disconnected, yield and reliability of the product. In order to improve the shortcomings of the above-mentioned process, low profit, another conventional process was proposed. The characteristics of this process are mainly a thick copper seed growth layer to ensure the formation of a continuous conductive layer in order to fill the trench. The metal inside does not create = holes. However, because the steel seed growth layer formed by this process is much thicker than the copper seed growth layer made above, the trench g with a low line width design size will produce an overhang structure, preventing the metal from filling in. Inside the ditch not only cannot prevent the occurrence of holes, but also makes the appearance of holes more serious. This process will be detailed in 1A '~ 1D. First, referring to Fig. 1a, a substrate 100 having a semiconductor element (not shown) formed thereon is provided. Next, a dielectric layer 110 is formed on the substrate 100, and then the dielectric layer is defined by a lithography process and an etching technique, and a trench penetrating the dielectric layer 11 is formed at a predetermined position on the inner metal connection. 12〇. 〃 Next, referring to Figure 1B, a barrier layer 20 and a thicker copper seed growth layer 135 are formed by physical vapor deposition to cover the inner layer of the dielectric layer 11 and the trench J 20, among which the barrier layer } 30 is thicker, so it is easy to form at the corner of the trench 120-the protruding structure 135A shown in the figure. Then, please refer to the figure c, and then use the electrochemical deposition method to form a copper layer 14 on the surface of the copper seed growth layer 135, and fill the trench 1220. However, 'copper, sub-growth layer 135's spiral structure 135A will hinder the filling of copper', and it will be more serious especially in the narrow line width design, so the copper layer filled in the trench will generate more than 1C Figure more severe holes 150. Finally, "凊 Refer to the first D '圊", the trench is chemically and mechanically polished.
第5頁Page 5
五、發明說明（3) 120以外區域的多餘鋼層14〇和厚阻障層13〇’去除後’所得 到的是一具有孔洞丨50’的溝渠式銅内連線17〇。孔洞丨5〇，’ 同樣會使後續完成的元件產生斷路，降低產品的良率。 有鑑於此，本發明乃揭示一種可改善上述習知 之 ί點：ΞίίΓίϊ:除可將電化學沉積的銅用來：積溝 渠且用來溝填乍線寬溝渠時也不會產生孔洞。 本發明之特徵是揭示一種改善金屬溝填溝 覆蓋能力的製程，其步驟包括：提供一基底；形成一Κ ，於該基底上’並且在溝渠預定處定義出一溝渠；依序形V. Description of the invention (3) After removing the excess steel layer 14 and the thick barrier layer 13 ′ in areas other than 120 ′, a trench-type copper interconnect 17 with holes 50 ′ is obtained. Holes 丨 50, ’will also cause subsequent completed components to open circuit, reducing the yield of the product. In view of this, the present invention discloses a point that can improve the above-mentioned knowledge: ΞίίΓϊ: In addition to the electrochemical deposition of copper can be used to: ditch the trench and use it to fill the wide trench of the Zhan line will not produce holes. The feature of the present invention is to disclose a process for improving the covering ability of metal trenches. The steps include: providing a substrate; forming a K on the substrate; and defining a trench at a predetermined location of the trench;
D my子；長層覆蓋該介電層以及該溝渠之内 ϊ部分該種子成長層，並且削去部 刀覆羞於該溝本角洛之種子成長層；形成一金屬層於該阻 將ί溝渠填滿；以及去除該溝渠以外區域之 成長層和該阻障層，形成-溝渠式内 金屬連線。 如上所述之製程，其中該金屬層可由電化 銅層構成，而該阻障層則是“或氮化㈣成，其厚度約 300一〜700埃；該銅種子成長層是由物理氣相沉積法所形成 ^一厚度180 0〜2 50 0埃的連續導電層；處理步驟所用的電 漿氣體為氬氣，其中該電漿處理拉 ,Τ，^*^3 00^ 70 0 ^ " ^ ，而在此電聚處理步驟中被去除處之理::夺間約為30〜120秒 〜300埃；而金屬層、種子= 成長層厚度約為50 战*我禮和阻障層之去除步驟則是 利用化學機械研磨法進行。D my son; the long layer covers the dielectric layer and the seed growth layer inside the trench, and cuts off the blade to cover the seed growth layer of the trench corner; and forms a metal layer in the resistance The trench is filled; and the growth layer and the barrier layer outside the trench are removed to form a trench-internal metal connection. In the process as described above, the metal layer may be composed of an electrochemical copper layer, and the barrier layer is formed of "or hafnium nitride" and has a thickness of about 300 to 700 angstroms; the copper seed growth layer is deposited by physical vapor deposition. ^ A continuous conductive layer with a thickness of 180 0 to 2 50 0 angstroms; the plasma gas used in the processing step is argon, where the plasma treatment is drawn, T, ^ * ^ 3 00 ^ 70 0 ^ " ^ And the reason for being removed in this electropolymerization processing step :: The interval is about 30 ~ 120 seconds ~ 300 angstroms; and the thickness of the metal layer, the seed = the growth layer is about 50, and the removal of the barrier and barrier layer The steps are performed by chemical mechanical polishing.
41042B 五、發明說明（4) ---- ^發，之另一特徵是揭示一種改善金屬溝填鑲嵌溝渠 之邊牆覆蓋能力的製程，其步驟包括：提供〆基底：形成 2電層於該基底上，並且在鑲嵌溝渠預定處形成—鑲嵌 >东，依序形成一阻障層及一種子成長層覆蓋該介電層以 及？鑲嵌溝渠之内帛；施-電漿處理，去除部分覆蓋於該 鑲欲溝渠角落之種子成長層；形成一金屬層於該種子成長 層上，並且將該鑲嵌溝渠填滿；以及去除該鑲嵌溝渠以外 之多餘該金屬層、種子成長層和該阻障層，形成一鑲嵌結 構之内金屬連線。41042B V. Description of the Invention (4) ---- ^, another feature is to disclose a process for improving the coverage ability of the side wall of a metal trench filled with inlaid trenches. The steps include: providing a base substrate: forming 2 electrical layers on the substrate. On the substrate, and formed at the predetermined place of the mosaic trench-mosaic> East, a barrier layer and a sub-growth layer are sequentially formed to cover the dielectric layer and? Inlay of the inlaid trench; applying plasma treatment to remove the seed growth layer partially covering the corner of the inlaid trench; forming a metal layer on the seed growth layer and filling the inlaid trench; and removing the inlaid trench In addition, the metal layer, the seed growth layer and the barrier layer are redundant to form an inner metal connection in a mosaic structure.
如上所述之製程’其中該金屬層可由電化學沉積法的 銅層構成，而該阻障層則是由鈕或氮北鈕構成，其厚度約 300〜700埃；該銅種子成長層是由物理氣相沉積法所形成 之一厚度1 80 0〜2 50 0埃之連續導電層；電漿處理步驟所用 的電漿氣體為氬氣’其中該電漿處理時之電漿氣體壓力為 1〜4mT，能量為300-700 ’且濺鍍處理的時間約為3〇〜12〇秒 ，而在此電漿處理步驟中被去除之種子成長層厚度約為5〇 〜300埃；而金屬層、種子成長層和阻障層之去除步驟則是 利用化學機械研磨法進行。The process as described above, wherein the metal layer may be composed of a copper layer by electrochemical deposition, and the barrier layer is composed of a button or a nitrogen button, with a thickness of about 300 to 700 angstroms; the copper seed growth layer is made of A continuous conductive layer with a thickness of 1800-1250 Angstroms formed by physical vapor deposition; the plasma gas used in the plasma treatment step is argon ', where the plasma gas pressure during the plasma treatment is 1 ~ 4mT, the energy is 300-700 'and the sputtering time is about 30 ~ 120 seconds, and the thickness of the seed growth layer removed in this plasma processing step is about 50 ~ 300 angstroms; and the metal layer, The step of removing the seed growth layer and the barrier layer is performed by a chemical mechanical polishing method.
本發明之另一特徵是揭示一種改善銅溝填溝渠時之邊 牆覆蓋能力的製程，其步驟包括：提供一基底；形成一介 電層於該基底上，I且在溝渠預定處定義出一溝渠；依序 形成一阻障層和一種子成長層覆蓋該介電層以及該溝渠之 内壁；施一電漿處理’去除部分該種子成長層，並且削去 部分覆蓋於該溝渠角落之種子成長層；形成一鋼層於該種Another feature of the present invention is to disclose a process for improving the coverage ability of a side wall when a trench is filled in a copper trench. The steps include: providing a substrate; forming a dielectric layer on the substrate; and defining a predetermined location of the trench. A trench; a barrier layer and a sub-growth layer are sequentially formed to cover the dielectric layer and the inner wall of the trench; a plasma treatment is applied to 'remove part of the seed growth layer and cut off part of the seed growth covering the corner of the trench Layer; forming a steel layer on the species
410428 五、發明說明（5) 子成長層上，並且將該溝渠填滿；以及去除該溝渠以外區 域之多餘s亥銅層、該種子成長層和該阻障層，形成—溝渠 式内金屬連線。 如上所述之製程’其中該銅層是利用電化學沉積法形 成，而該阻障層則是由鈕或氮化鈕構成，其厚度約3 〇 〇〜 700埃；該銅種子成長層是由物理氣相沉積法所形成之一 厚度1 8 0 0〜25 00埃之連續導電層；電漿處理步驟所用的電 浆氣體為氬氣，其中該電漿處理時之電漿氣體壓力為卜4 ιηΤ，能量為3 0 0〜7 0 〇 ’且濺鍍處理的時間約為3 〇〜1 2 0秒， 而在此電漿藏鍍處理時被去除掉之種子成長層厚度約為5 〇 〜3 0 0埃。此外’該鋼層、該種子成長層和該阻障層之去除 步驟是利用化學機械研磨法進行。 本發明之另一特徵是揭示一種改善銅溝填鑲嵌溝渠之 邊牆覆蓋能力的製程，其步驟包括：提供一基底；形成一 介電層於該基底上’並且在鑲嵌溝渠預定處形成一鑲嵌溝 渠；形成一阻障層覆蓋該介電層上以及該鑲嵌溝渠之内壁 ;施一電聚處理’去除部分覆蓋於該鑲嵌溝渠角落之阻障 層’形成一銅層於該阻障層上’並丨且將該鑲嵌溝渠填滿； 以及去除該鑲散溝渠以外之多餘的該銅層和該阻障層，形 成一鑲嵌結構之内金屬連線。 如上所述之製程’其中該銅層是利用電化學沉積法形 成’而該阻障層則是由钽或氮化钽構成，其厚度約300〜 7胃00埃；該銅種子成長層是由物理氣相沉積法所形成之一 厚度1800-2500埃之連續導電層；電漿處理步驟所用的電410428 V. Description of the invention (5) Sub-growth layer and filling the trench; and removing the extra copper layer, the seed growth layer and the barrier layer outside the trench, forming a trench-type internal metal connection line. The process as described above, wherein the copper layer is formed by an electrochemical deposition method, and the barrier layer is made of a button or a nitride button, and has a thickness of about 300 to 700 angstroms; the copper seed growth layer is made of A continuous conductive layer with a thickness of 18,000 to 2500 angstroms formed by physical vapor deposition; the plasma gas used in the plasma processing step is argon, wherein the plasma gas pressure during the plasma processing is Bu 4 ιηΤ, the energy is 3 0 ~ 7 0 0 'and the time of the sputtering process is about 3 0 ~ 120 seconds, and the thickness of the seed growth layer removed during this plasma deposit plating process is about 5 0 ~ 3 0 0 Angstroms. In addition, the step of removing the steel layer, the seed growth layer, and the barrier layer is performed by a chemical mechanical polishing method. Another feature of the present invention is to disclose a process for improving the ability of a copper trench to fill a side wall of a mosaic trench. The steps include: providing a substrate; forming a dielectric layer on the substrate; and forming a mosaic at a predetermined location of the mosaic trench. A trench; forming a barrier layer covering the dielectric layer and the inner wall of the mosaic trench; applying an electro-polymerization treatment to 'remove the barrier layer partially covering the corner of the mosaic trench' to form a copper layer on the barrier layer ' And filling the mosaic trench; and removing the extra copper layer and the barrier layer outside the mosaic trench to form a metal connection within the mosaic structure. The process described above 'wherein the copper layer is formed by electrochemical deposition' and the barrier layer is made of tantalum or tantalum nitride with a thickness of about 300 to 7 angstroms; the copper seed growth layer is made of A continuous conductive layer with a thickness of 1800-2500 angstroms formed by physical vapor deposition; the electricity used in the plasma processing step
第8頁 410428 五、發明說明（6) 漿氣體為氬氣，其中該電漿處理時之電裝氣體壓力為卜4 1111'，能量為3 0 0〜70 0，且濺鍍處理的時間約為3〇〜12〇秒，、 而在此電桌ί賤鍵處理時被去除掉之阻障層厚度約為5 〇〜3 〇 〇 埃。此外’該銅層和該阻障層之去除步骤是利用化學機械 研磨法進行。 為使本發明之優點和特徵更清楚可見，玆將以根據本 發明之較佳實施例’並配合相關圖式，詳細說明如下。 圖式之簡單說明： 第1 Α〜1D圖顯示的是習知一種溝渠式内金屬連線之剖 面製程。 第1A’〜1D’圖顯示的則是習知另一種溝渠式内金屬連 線之剖面製程。 第2A〜2D圖顯示的則是根據本發明之金屬溝填製程以 製造溝渠式内金屬連線之剖面製程。 實施例： 首先’請先參照第2A圖，提供一形成有半導體元件（ 未顯不）之基底200。其次，先形成一介電層21〇於基底2〇〇 上’然後再以微影程序和蝕刻技術定義介電層2丨〇，並且 在金屬内連線預定處形成一溝渠22〇。 接著’清參照第2B圖’利用物理氣相沉積法形成一厚 度約3 0 0〜700埃之阻障層23〇以及利用物理氣相沉積法形成 一厚度1800〜2500埃之鋼種子成長層235覆蓋介電層21〇以Page 8 410428 V. Description of the invention (6) The plasma gas is argon, in which the plasma gas pressure during plasma processing is 4 1111 ', the energy is 3 0 0 ~ 70 0, and the time of the sputtering process is about The thickness of the barrier layer is about 30 to 12 seconds, and the thickness of the barrier layer that is removed during the base key processing of the electric table is about 50 to 300 angstroms. In addition, the step of removing the copper layer and the barrier layer is performed by a chemical mechanical polishing method. In order to make the advantages and features of the present invention more clearly, a detailed description will be given below with reference to a preferred embodiment according to the present invention 'in conjunction with related drawings. Brief description of the drawings: Figures 1 Α ~ 1D show the cross-section process of a conventional trench-type metal connection. Figures 1A '~ 1D' show the cross-section process of another type of internal metal connection in a trench. Figures 2A to 2D show a cross-sectional process of manufacturing a trench-type inner metal connection according to the metal trench filling process of the present invention. Embodiment: First, please refer to FIG. 2A to provide a substrate 200 on which a semiconductor element (not shown) is formed. Second, a dielectric layer 21 is formed on the substrate 200 ′, and then the dielectric layer 2 is defined by a lithography process and an etching technique, and a trench 22 is formed at a predetermined position of the metal interconnect. Then 'clearly refer to FIG. 2B', a physical vapor deposition method is used to form a barrier layer 23 with a thickness of about 300 to 700 angstroms, and a physical vapor deposition method is used to form a steel seed growth layer 235 with a thickness of 1800 to 2500 angstroms. Covering the dielectric layer 21 to
五、發明說明（7) =之内壁。不過’由於銅種子成長磨23 5較厚，故 合易在溝渠2 2 0之角落處形成—突懸（over-hang)結構2 35-A 〇 德績I ΐ，凊參照第2C圖，為了避免此突懸結構23 5阻礙 -的_ t層填入溝渠220，故本實施例乃利用本發明所揭 程，利用能量300 ~ 70 0瓦之氬氣電漿處理銅種子成 窃:办縣將厚度50〜300埃之鋼種子成長層去除，且特別 二吏=、结構23 5A在此電裝處理過程中被削掉，形成—厚 又較薄且無突懸結構的銅種子成長層235，。缺後，再以曾 ^ = ί積法形成一銅層240於銅種子成長層230,上’並且 將溝秦220填滿。 及 最後，言青參照第2D圖，利用化學機械研磨法將溝渠 〇以外區域的多餘鋼層24〇和銅種子成長層23〇，研磨 並於溝渠220内形成一銅内連線250。 播，ίΐ所述，根據本發明所揭示的製程’在種子層形成 ，僮Ϊ祐ί Ϊ 一電漿處理以將•渠角^之突懸結構消除後 =連線…卜，雖然本實施例所揭示的 1將 到傳統的溝渠内以形成溝渠式内金屬連線，本發明 ： 2也可被f用於深次微来以下技術所經常使用Ϊ 鑲k疋溝渠，用以製造無孔洞的鑲嵌式内金屬連線， 不再贅述。 你此 =本發明已以較佳實施例揭露如上，然其並㈣ 限疋本發明，㈣熟習此技藝者，在不脫離本發明之精神 410428 五、發明說明（8) 和範圍内，所作之各種更動與潤飾均落在本發明之範圍内 ，因此本發明之專利保護範圍當視後附之申請專利範圍所 界定者為準。5. Description of the invention (7) = inner wall. However, 'Because the copper seed growth mill 23 5 is thicker, Heyi is formed at the corner of the trench 2 2 0-an over-hang structure 2 35-A 〇 Deji I 凊, 凊 Refer to Figure 2C, in order to To avoid this overhanging structure, the _t layer filled with the _t layer is filled into the ditch 220, so this embodiment uses the process disclosed by the present invention to treat copper seeds into theft using an argon plasma with an energy of 300 ~ 70 0 watts: Banxian The steel seed growth layer with a thickness of 50 ~ 300 Angstroms is removed, and the special structure =, structure 23 5A is cut off during this electrical equipment processing to form a thick and thin copper seed growth layer 235 with no overhang structure. . After the defect, a copper layer 240 was formed on the copper seed growth layer 230, using the Zeng ^ = accumulation method, and the trench Qin 220 was filled. And finally, referring to FIG. 2D, Yan Qing used chemical mechanical polishing to grind the extra steel layer 24o and the copper seed growth layer 23o outside the trench 0, and form a copper interconnect 250 in the trench 220. According to the disclosure, according to the process disclosed in the present invention, the process is formed in the seed layer, and the child is treated with a plasma treatment to eliminate the overhanging structure of the channel angle ^ = the connection ... Although this embodiment The disclosed 1 will go into a traditional trench to form a trench-type internal metal connection. The present invention: 2 can also be used for deep sub-micron. The following techniques are often used in ditching k 疋 trenches to make hole-free The inlaid inner metal connection is not repeated here. You = The present invention has been disclosed as above with preferred embodiments, but it does not limit the present invention, and those skilled in the art will do without departing from the spirit of the present invention 410428 V. Invention description (8) and scope Various changes and retouches fall within the scope of the present invention, so the scope of patent protection of the present invention shall be determined by the scope of the appended patent application.
第11頁Page 11
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW88106639A TW410428B (en) | 1999-04-26 | 1999-04-26 | Process for improving sidewall coverage capability in filling metal to trench |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW88106639A TW410428B (en) | 1999-04-26 | 1999-04-26 | Process for improving sidewall coverage capability in filling metal to trench |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW410428B true TW410428B (en) | 2000-11-01 |
Family
ID=21640431
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW88106639A TW410428B (en) | 1999-04-26 | 1999-04-26 | Process for improving sidewall coverage capability in filling metal to trench |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW410428B (en) |
-
1999
- 1999-04-26 TW TW88106639A patent/TW410428B/en active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI300970B (en) | A semiconductor device and a method of manufacturing the same | |
| TWI322483B (en) | Method for forming a multi-layer seed layer for improved cu ecp | |
| US9978677B2 (en) | Contact via structure and fabricating method thereof | |
| TWI260719B (en) | Semiconductor structures and method for fabricating the same | |
| TW200809923A (en) | Dual-damascene process to fabricate thick wire structure | |
| TWI228794B (en) | Method of selectively making copper using plating technology | |
| TW200532833A (en) | Interconnect and method of fabricating the same | |
| JP2005203476A (en) | Interconnection structure of semiconductor device and its manufacturing method | |
| JP2002184862A (en) | Method for reducing resistivity of copper wire by making smooth sidewall of trench and via | |
| US20040266130A1 (en) | Integrating metal with ultra low-k dielectrics | |
| TWI289901B (en) | Method for producing dual damascene interconnections and structure produced thereby | |
| RU2011130345A (en) | METHOD FOR PRODUCING IMPROVED MULTILEVEL COPPER METALLIZATION USING DIELECTRICS WITH VERY LOW DIELECTRIC CONSTANT (ULTRA LOW-K) | |
| US20040051178A1 (en) | Semiconductor recessed mask interconnect technology | |
| TW410428B (en) | Process for improving sidewall coverage capability in filling metal to trench | |
| KR20080062006A (en) | Method for forming multi layer metal wiring of semiconductor device | |
| JP4122792B2 (en) | Manufacturing method of semiconductor device | |
| KR100407682B1 (en) | A method of forming a metal line in a semiconductor device | |
| JP2006135363A (en) | Semiconductor device and method of manufacturing the semiconductor device | |
| TWI278963B (en) | Copper silicide passivation for improved reliability | |
| KR101138113B1 (en) | Method for Forming Metal-Line of Semiconductor Device | |
| JP2001284355A (en) | Semiconductor device and its manufacturing method | |
| JP2006319116A (en) | Semiconductor device and its manufacturing method | |
| JP2005064521A (en) | Diffusion barrier for copper wiring in integrated circuit | |
| TW200529324A (en) | A semiconductor device having a second level of metallization formed over a first level with minimal damage to the first level and method | |
| KR20020056341A (en) | Method of forming inter-metal dielectric in a semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent |