TW343310B - An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory - Google Patents

An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory

Info

Publication number
TW343310B
TW343310B TW084105432A TW84105432A TW343310B TW 343310 B TW343310 B TW 343310B TW 084105432 A TW084105432 A TW 084105432A TW 84105432 A TW84105432 A TW 84105432A TW 343310 B TW343310 B TW 343310B
Authority
TW
Taiwan
Prior art keywords
image cell
pattern data
image
arrangement method
quartile
Prior art date
Application number
TW084105432A
Other languages
Chinese (zh)
Inventor
Shyh-Bin Shyu
Yeong-Jia Deng
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW084105432A priority Critical patent/TW343310B/en
Application granted granted Critical
Publication of TW343310B publication Critical patent/TW343310B/en

Links

Landscapes

  • Storing Facsimile Image Data (AREA)

Abstract

An image cell pattern data arrangement method enabling 16x16 and 8x8 image cells of different size to be used in common, the method comprising: (1) dividing a 16x16 image cell data into quartile 8x8 image cell pattern data in which the quartile 8x8 image cell are four quarters of upper-left, upper-right, lower-left, and lower-right; (2) arranging the quartile 8x8 image cell pattern data according to the image cell assembly sequence, in which the 8x8 image cell pattern data can be arranged according to a bit planar manner; and (3) sequentially arranging and storing the quartile 8x8 image cell pattern data.
TW084105432A 1995-05-30 1995-05-30 An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory TW343310B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW084105432A TW343310B (en) 1995-05-30 1995-05-30 An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW084105432A TW343310B (en) 1995-05-30 1995-05-30 An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory

Publications (1)

Publication Number Publication Date
TW343310B true TW343310B (en) 1998-10-21

Family

ID=58263638

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084105432A TW343310B (en) 1995-05-30 1995-05-30 An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory

Country Status (1)

Country Link
TW (1) TW343310B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8150901B2 (en) 2006-10-25 2012-04-03 Industrial Technology Research Institute Integrated conversion method and apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8150901B2 (en) 2006-10-25 2012-04-03 Industrial Technology Research Institute Integrated conversion method and apparatus

Similar Documents

Publication Publication Date Title
MY100970A (en) Semiconductor memory device
TW332927B (en) Sense amplifier
EP0936622A3 (en) Magnetic memory devices having multiple magnetic tunnel junctions therein
MX9504680A (en) Method and apparatus for manipulating an atm cell.
EP0774758A3 (en) Memory architecture using content addressable memory, and systems and methods using the same
EP1034686A4 (en) A low latency shared memory switch architecture
MY131610A (en) Iddq - testable ram
TW331637B (en) Semiconductor memory device, semiconductor device, data processing device and computer system
DE3483541D1 (en) DATA PROCESSING CELL AND DATA PROCESSING DEVICES WITH SUCH CELLS.
WO2002050624A3 (en) Processor architecture
EP0359203A3 (en) Semiconductor memory device
ES2187475T3 (en) MEMORY DEVICE WITH NON-PREDICTIBLE ADDRESS MIXING.
EP0795826A3 (en) Systems and methods for implementing inter-device cell replacements
TW348266B (en) Semiconductor memory device
AU6112699A (en) Storage apparatus
TW358179B (en) Method for distributing banks in semiconductor memory device
HK106193A (en) Method and circuit arrangement for the parallel write-in of data in a semiconductor memory
CA2216698A1 (en) Method and apparatus for simultaneous shape-dependent access to picture data stored at a plurality of addresses
TW343310B (en) An arrangement method enabling an 8*8 image cell and a 16*16 image cell sharing same memory
EP0858077A3 (en) Content addressable memory
TW238387B (en) Decoding circuit for semiconductor memory device and its process
EP0953912A3 (en) Semiconductor memory device with redundancy
AU2156597A (en) Installation for the storage of objects, in particular for boats
TW325596B (en) Memory circuit
TW346595B (en) Single-instruction-multiple-data processing with combined scalar/vector operations