TW202008698A - Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof - Google Patents
Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof Download PDFInfo
- Publication number
- TW202008698A TW202008698A TW107125550A TW107125550A TW202008698A TW 202008698 A TW202008698 A TW 202008698A TW 107125550 A TW107125550 A TW 107125550A TW 107125550 A TW107125550 A TW 107125550A TW 202008698 A TW202008698 A TW 202008698A
- Authority
- TW
- Taiwan
- Prior art keywords
- fault
- power switches
- tolerant
- power switch
- internal power
- Prior art date
Links
- 230000007935 neutral effect Effects 0.000 title claims abstract description 44
- 238000000034 method Methods 0.000 title claims abstract description 24
- 239000003990 capacitor Substances 0.000 claims description 13
- 238000001228 spectrum Methods 0.000 claims description 6
- 238000012986 modification Methods 0.000 abstract description 2
- 230000004048 modification Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 46
- 230000002159 abnormal effect Effects 0.000 description 24
- 238000003745 diagnosis Methods 0.000 description 10
- 230000005856 abnormality Effects 0.000 description 3
- 238000002405 diagnostic procedure Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
Images
Landscapes
- Inverter Devices (AREA)
Abstract
Description
本發明是有關於一種變頻器的容錯控制系統及容錯控制方法,且尤其是有關一種三階中性點箝位型變頻器的容錯控制系統及容錯控制方法。 The invention relates to a fault-tolerant control system and a fault-tolerant control method of a frequency converter, and in particular to a fault-tolerant control system and a fault-tolerant control method of a third-order neutral point clamp type frequency converter.
多階變頻器一般可分為二極體箝位型(Diode-clamp)、T型(T-type)、串聯半橋型(Cascaded H-bridge,CHB)與飛跨電容型(Flying capacitor)等四種,其中三階二極體箝位變頻器電路架構簡單且易於控制,最被廣泛應用,也被稱為中性點箝位變頻器(Neutral point clamped,NPC),其不需外加箝位電容器和隔離變壓器,因此可以簡化電路。由於這些優點,被廣泛應用於高功率系統中。 Multi-level inverters can be generally divided into diode-clamp type, T-type type, Cascaded H-bridge type (CHB) and flying capacitor type, etc. There are four types, among which the third-order diode clamp inverter has a simple and easy-to-control circuit structure, and is the most widely used. It is also known as a neutral point clamped inverter (NPC), which requires no external clamping. Capacitors and isolation transformers can simplify the circuit. Because of these advantages, it is widely used in high-power systems.
可靠性也是目前電力電子系統主要探討的問題之一,中性點箝位變頻器也不例外。一般變頻器常見的故障發生因素有三種,包括短路故障、開路故障及功率晶體開關 之觸發信號故障等,其可能導致切換開關損毀,以致於無法正常動作,甚至造成危險發生。 Reliability is also one of the main issues currently discussed in power electronic systems, and neutral-point clamp frequency converters are no exception. There are three common causes of faults in inverters, including short-circuit faults, open-circuit faults, and trigger signal faults of power crystal switches, which may cause the switch to be damaged, so that it cannot operate normally, or even cause danger.
有鑑於此,如何使多階變頻器在故障時亦能正常運作,遂成相關業/學者努力的目標。 In view of this, how to make the multi-level frequency converter function normally in the event of a fault has become the goal of the efforts of related industries/scholars.
本發明提供一種三階中性點箝位型變頻器之容錯控制系統及其容錯控制方法,其透過相位調變及/或控制各相容錯功率開關的啟閉,可使三階中性點箝位型變頻器具備容錯(Fault-tolerant)控制功能,而在元件發生故障時能繼續維持運轉。 The invention provides a fault-tolerant control system and a fault-tolerant control method for a third-order neutral point clamp type frequency converter, which can make the third-order neutral point through phase modulation and/or control the opening and closing of each compatible faulty power switch Clamp-type inverters have fault-tolerant control functions, and can continue to operate when components fail.
依據本發明之一態樣之一實施方式提供一種三階中性點箝位型變頻器之容錯控制方法,用以控制一三階中性點箝位型變頻器,三階中性點箝位型變頻器包含一直流電壓、二電容、一第一相電路、一第二相電路及一第三相電路,二電容串接於直流電壓的一正端點及一負端點之間,第一相電路連接於正端點及負端點之間且包含二第一外部功率開關、二第一內部功率開關及二第一容錯功率開關,二第一外部功率開關分別連接正端點及負端點,二第一內部功率開關串接於二第一外部功率開關之間,二第一容錯功率開關分別與二第一內部功率開關並聯;第二相電路連接於正端點及負端點之間且包含二第二外部功率開關、二第二內部功率開關及二第二容錯功率開關,二第二外部功率開關分別連接正端點及負端點,二第二內部功率開關串接於二第二外部功率開 關之間,二第二容錯功率開關分別與二第二內部功率開關並聯;第三相電路連接於正端點及負端點之間且包含二第三外部功率開關、二第三內部功率開關及二第三容錯功率開關,二第三外部功率開關分別連接正端點及負端點,二第三內部功率開關串接於二第三外部功率開關之間,二第三容錯功率開關分別與二第三內部功率開關並聯。三階中性點箝位型變頻器之容錯控制方法包含一訊號調整步驟,訊號調整步驟改變二第一外部功率開關、二第一內部功率開關、二第一容錯功率開關、二第二外部功率開關、二第二內部功率開關、二第二容錯功率開關、二第三外部功率開關、二第三內部功率開關及二第三容錯功率開關中至少一者的開關狀態。其中,當任一第一外部功率開關故障時,截止二第一外部功率開關,操作二第一內部功率開關,修正第二相電路之一第二正弦波參考電壓的相角及第三相電路之一第三正弦波參考電壓的相角;當任一第二外部功率開關故障時,截止二第二外部功率開關,操作二第二內部功率開關,修正第一相電路之一第一正弦波參考電壓的相角及第三正弦波參考電壓的相角;當任一第三外部功率開關故障時,截止二第三外部功率開關,操作二第三內部功率開關,修正第一正弦波參考電壓的相角及第二正弦波參考電壓的相角;當任一第一內部功率開關故障時,截止二第一內部功率開關,操作二第一容錯功率開關;當任一第二內部功率開關故障時,截止二第二內部功率開關,操作二第二容錯功率開關;及當任一第三內部功 率開關故障時,截止二第三內部功率開關,操作二第三容錯功率開關。 According to one embodiment of one aspect of the present invention, a fault-tolerant control method for a third-order neutral-point-clamped inverter is provided to control a third-order neutral-point-clamped inverter, and a third-order neutral-point-clamped inverter The inverter includes DC voltage, two capacitors, a first phase circuit, a second phase circuit and a third phase circuit. The two capacitors are connected in series between a positive terminal and a negative terminal of the DC voltage. A phase circuit is connected between the positive terminal and the negative terminal and includes two first external power switches, two first internal power switches, and two first fault-tolerant power switches. The two first external power switches are connected to the positive terminal and the negative terminal, respectively End point, two first internal power switches are connected in series between two first external power switches, two first fault-tolerant power switches are connected in parallel with two first internal power switches; the second phase circuit is connected to the positive end and negative end And includes two second external power switches, two second internal power switches, and two second fault-tolerant power switches. The two second external power switches are connected to the positive terminal and the negative terminal respectively, and the two second internal power switches are connected in series at Between two second external power switches, two second fault-tolerant power switches are connected in parallel with two second internal power switches; the third phase circuit is connected between the positive and negative terminals and includes two third external power switches, two The third internal power switch and the second and third fault-tolerant power switches, the second and third external power switches are respectively connected to the positive terminal and the negative terminal, the second and third internal power switches are connected in series between the second and third external power switches, the second and third The fault-tolerant power switches are connected in parallel with the second and third internal power switches, respectively. The fault-tolerant control method of the third-order neutral point clamp type inverter includes a signal adjustment step, which changes two first external power switches, two first internal power switches, two first fault-tolerant power switches, and two second external powers The switch state of at least one of the switch, two second internal power switches, two second fault-tolerant power switches, two third external power switches, two third internal power switches, and two third fault-tolerant power switches. Among them, when any first external power switch fails, the two first external power switches are turned off, the two first internal power switches are operated, and the phase angle of the second sine wave reference voltage of one of the second phase circuits and the third phase circuit are corrected One of the phase angles of the third sine wave reference voltage; when any second external power switch fails, the two second external power switches are turned off, the two second internal power switches are operated, and the first sine wave of one of the first phase circuits is corrected The phase angle of the reference voltage and the phase angle of the third sine wave reference voltage; when any third external power switch fails, turn off the second and third external power switches, operate the second and third internal power switches, and correct the first sine wave reference voltage Phase angle and the phase angle of the second sine wave reference voltage; when any first internal power switch fails, turn off the two first internal power switches and operate the second first fault-tolerant power switch; when any second internal power switch fails When the second internal power switch is turned off, the second and second fault-tolerant power switches are operated; and when any third internal power switch fails, the second and third internal power switches are turned off and the second and third fault-tolerant power switches are operated.
藉此,透過修正非故障相之正弦波參考電壓,或操控二第一容錯功率開關、二第二容錯功率開關、二第三容錯功率開關,可以在二第一外部功率開關、二第一內部功率開關、二第二外部功率開關、二第二內部功率開關、二第三外部功率開關及二第三內部功率開關中任一者故障時進行容錯控制,使三階中性點箝位型變頻器仍可作維持三相平衡的輸出,避免危險發生。 In this way, by correcting the sine wave reference voltage of the non-faulted phase, or controlling the two first fault-tolerant power switches, the second fault-tolerant power switches, and the second fault-tolerant power switches, the two first external power switches and the second first internal The power switch, the second and second external power switches, the second and second internal power switches, the second and third external power switches, and the second and third internal power switches perform fault tolerance control when a fault occurs, so that the third-order neutral point clamp type frequency conversion The device can still be used to maintain three-phase balanced output to avoid danger.
依據前述之三階中性點箝位型變頻器之容錯控制方法之複數實施例,更可包含一診斷步驟,自二第一外部功率開關、二第一內部功率開關、二第二外部功率開關、二第二內部功率開關、二第三外部功率開關及二第三內部功率開關中判斷一故障者。其中於診斷步驟中,將第一相電路的一第一相輸出線電流、第二相電路的一第二相輸出線電流及第三相電路的一第三相輸出線電流經由快速傅立葉轉換後,擷取(m f -5)、(m f +1)及(m f +5)處之特徵頻譜進行可拓理論故障分析,其中m f 是頻率調變指數(Frequency modulation index)。 According to the aforementioned complex embodiments of the fault tolerance control method of the third-order neutral-point clamp type inverter, a diagnosis step can be further included, from two first external power switches, two first internal power switches, and two second external power switches , Two second internal power switches, two third external power switches and two third internal power switches determine a fault. In the diagnosis step, a first phase output line current of the first phase circuit, a second phase output line current of the second phase circuit and a third phase output line current of the third phase circuit are subjected to fast Fourier transform , Extract the characteristic spectrum at ( m f -5), ( m f +1) and ( m f +5) for extension theory fault analysis, where m f is Frequency modulation index (Frequency modulation index).
依據本發明之另一態樣之一實施方式提供一種三階中性點箝位型變頻器之容錯控制系統,應用如前述之三階中性點箝位型變頻器之容錯控制方法,三階中性點箝位型變頻器之容錯控制系統包含三階中性點箝位型變頻器及一處理單元,處理單元電性連接三階中性點箝位型變頻器且包 含一容錯控制器,容錯控制器選擇性啟閉二第一外部功率開關、二第一內部功率開關、二第一容錯功率開關、二第二外部功率開關、二第二內部功率開關、二第二容錯功率開關、二第三外部功率開關、二第三內部功率開關及二第三容錯功率開關。 According to an embodiment of another aspect of the present invention, a fault-tolerant control system for a third-order neutral-point-clamped inverter is provided. The fault-tolerant control method of the third-order neutral-point-clamped inverter as described above is applied. The fault-tolerant control system of the neutral point clamp type inverter includes a third-order neutral point clamp type inverter and a processing unit. The processing unit is electrically connected to the third-order neutral point clamp type inverter and includes a fault-tolerant controller. Fault-tolerant controllers selectively open and close two first external power switches, two first internal power switches, two first fault-tolerant power switches, two second external power switches, two second internal power switches, two second fault-tolerant power switches, two A third external power switch, two third internal power switches and two third fault-tolerant power switches.
100‧‧‧三階中性點箝位型變頻器之容錯控制系統 100‧‧‧ Three-stage neutral point clamp type inverter fault-tolerant control system
200‧‧‧三階中性點箝位型變頻器 200‧‧‧ Third-order neutral point clamp type inverter
300‧‧‧處理單元 300‧‧‧Processing unit
320‧‧‧容錯控制器 320‧‧‧Fault Tolerant Controller
330‧‧‧故障診斷器 330‧‧‧Fault Diagnosis
340‧‧‧快速傅立葉轉換器 340‧‧‧Fast Fourier Converter
400‧‧‧三階中性點箝位型變頻器之容錯控制方法 400‧‧‧Three-step neutral point clamp type inverter fault-tolerant control method
410‧‧‧診斷步驟 410‧‧‧Diagnostic procedure
420‧‧‧訊號調整步驟 420‧‧‧Signal adjustment steps
a‧‧‧第一相輸出點 a‧‧‧First phase output point
b‧‧‧第二相輸出點 b‧‧‧The second phase output point
c‧‧‧第三相輸出點 c‧‧‧The output point of the third phase
C1、C2‧‧‧電容 C 1 , C 2 ‧‧‧Capacitance
D11、D12‧‧‧第一被動式開關 D 11 , D 12 ‧‧‧ First passive switch
D21、D22‧‧‧第二被動式開關 D 21 , D 22 ‧‧‧ Second passive switch
D31、D32‧‧‧第三被動式開關 D 31 , D 32 ‧‧‧ Third passive switch
i a ‧‧‧第一相輸出線電流 i a ‧‧‧ First phase output line current
i b ‧‧‧第二相輸出線電流 i b ‧‧‧ Second phase output line current
i c ‧‧‧第三相輸出線電流 i c ‧‧‧ output current of the third phase
N‧‧‧負端點 N‧‧‧negative endpoint
o‧‧‧中性點 o‧‧‧Neutral point
P‧‧‧正端點 P‧‧‧Positive endpoint
P1‧‧‧第一接點 P1‧‧‧ First contact
P2‧‧‧第二接點 P2‧‧‧second contact
P3‧‧‧第三接點 P3‧‧‧third contact
P4‧‧‧第四接點 P4‧‧‧ fourth contact
P5‧‧‧第五接點 P5‧‧‧fifth contact
P6‧‧‧第六接點 P6‧‧‧ sixth contact
P7‧‧‧第七接點 P7‧‧‧ seventh contact
P8‧‧‧第八接點 P8‧‧‧Eighth contact
P9‧‧‧第九接點 P9‧‧‧ ninth contact
P10‧‧‧第十接點 P10‧‧‧Tenth contact
P11‧‧‧第十一接點 P11‧‧‧Eleventh contact
P12‧‧‧第十二接點 P12‧‧‧12th contact
Sa+、Sa-‧‧‧第一容錯功率開關 Sa + , Sa - ‧‧‧ First fault-tolerant power switch
Sa1+、Sa2-‧‧‧第一外部功率開關 Sa1 + , Sa2 - ‧‧‧ first external power switch
Sa2+、Sa1-‧‧‧第一內部功率開關 Sa2 + , Sa1 - ‧‧‧ first internal power switch
Sb+、Sb-‧‧‧第二容錯功率開關 Sb + , Sb - ‧‧‧ second fault-tolerant power switch
Sb1+、Sb2-‧‧‧第二外部功率開關 Sb1 + , Sb2 - ‧‧‧ second external power switch
Sb2+、Sb1-‧‧‧第二內部功率開關 Sb2 + , Sb1 - ‧‧‧ second internal power switch
Sc+、Sc-‧‧‧第三容錯功率開關 Sc + , Sc - ‧‧‧ third fault-tolerant power switch
Sc1+、Sc2-‧‧‧第三外部功率開關 Sc1 + , Sc2 - ‧‧‧ third external power switch
Sc2+、Sc1-‧‧‧第三內部功率開關 Sc2 + , Sc1 - ‧‧‧ third internal power switch
v ao 、v bo 、v co ‧‧‧相電壓 v ao , v bo , v co ‧‧‧ phase voltage
v ao1 、v bo1 、v co1 ‧‧‧異常相電壓 v ao1 , v bo1 , v co1 ‧‧‧ abnormal phase voltage
v ao2 、v bo2 、v co2 ‧‧‧新相電壓 v ao2, v bo2, v co2 ‧‧‧ new phase voltage
v ab 、v bc 、v ca ‧‧‧線電壓 v ab , v bc , v ca ‧‧‧ line voltage
v ab1 、v bc1 、v ca1 ‧‧‧異常線電壓 v ab1 , v bc1 , v ca1 ‧‧‧ abnormal line voltage
v ab2 、v bc2 、v ca2 ‧‧‧新線電壓 v ab2 , v bc2 , v ca2 ‧‧‧ new line voltage
v sin,a‧‧‧第一正弦波參考電壓 v sin , a ‧‧‧ first sine wave reference voltage
+v sin,a、-v sin,a‧‧‧第一容錯正弦波參考電壓 + v sin , a , -v sin , a ‧‧‧ First fault-tolerant sine wave reference voltage
v sin,b‧‧‧第二正弦波參考電壓 v sin , b ‧‧‧ second sine wave reference voltage
+v sin,b、-v sin,b‧‧‧第二容錯正弦波參考電壓 + v sin , b , -v sin , b ‧‧‧ Second fault-tolerant sine wave reference voltage
v sin,c‧‧‧第三正弦波參考電壓 v sin , c ‧‧‧ third sine wave reference voltage
+v sin,c、-v sin,c‧‧‧第三容錯正弦波參考電壓 + v sin , c , -v sin , c ‧‧‧ third fault-tolerant sine wave reference voltage
v tri,U、v tri,L‧‧‧三角載波信號 v tri , U , v tri , L ‧‧‧ triangle carrier signal
v tri‧‧‧容錯三角載波信號 v tri ‧‧‧ fault-tolerant triangular carrier signal
V dc‧‧‧直流電壓 V dc ‧‧‧DC voltage
第1圖繪示依照本發明一實施例之一種三階中性點箝位型變頻器之容錯控制系統的架構示意圖;第2圖繪示第1圖之三階中性點箝位型變頻器的電路示意圖;第3圖繪示依照本發明另一實施例之一種三階中性點箝位型變頻器之容錯控制方法的步驟流程圖;第4A圖繪示第2圖之三階中性點箝位型變頻器的一電路故障示意圖;第4B圖繪示第2圖之三階中性點箝位型變頻器的另一電路故障示意圖;第5圖繪示第2圖之三階中性點箝位型變頻器發生一第一外部功率開關故障的電路示意圖;第6A圖繪示第5圖之三階中性點箝位型變頻器發生第一外部功率開關故障的一電壓向量圖;第6B圖繪示第5圖之三階中性點箝位型變頻器經容錯控制後的一電壓向量圖;第7圖繪示第5圖之正弦波參考電壓與三角載波信號圖; 第8圖繪示第5圖之三階中性點箝位型變頻器的線電流圖;第9圖繪示第5圖之三階中性點箝位型變頻器的線電壓圖;第10圖繪示第2圖之三階中性點箝位型變頻器發生一第二外部功率開關故障的電路示意圖;第11A圖繪示第10圖之三階中性點箝位型變頻器發生第二外部功率開關故障的一電壓向量圖;第11B圖繪示第10圖之三階中性點箝位型變頻器經容錯控制後的一電壓向量圖;第12圖繪示第10圖之正弦波參考電壓與三角載波信號圖;第13圖繪示第2圖之三階中性點箝位型變頻器發生一第三外部功率開關故障的電路示意圖;第14A圖繪示第13圖之三階中性點箝位型變頻器發生第三外部功率開關故障的一電壓向量圖;第14B圖繪示第13圖之三階中性點箝位型變頻器經容錯控制後的一電壓向量圖;第15圖繪示第13圖之正弦波參考電壓與三角載波信號圖;第16圖繪示第2圖之三階中性點箝位型變頻器發生一第一內部功率開關故障的電路示意圖;第17圖繪示第16圖之正弦波參考電壓與三角載波信號圖;第18圖繪示第16圖之三階中性點箝位型變頻器的線電流圖;第19圖繪示第16圖之三階中性點箝位型變頻器的線電壓圖;第20圖繪示第2圖之三階中性點箝位型變頻器發生一第二 內部功率開關故障的電路示意圖;第21圖繪示第20圖之正弦波參考電壓與三角載波信號圖;第22圖繪示第2圖之三階中性點箝位型變頻器發生一第三內部功率開關故障的電路示意圖;以及第23圖繪示第22圖之正弦波參考電壓與三角載波信號圖。 Fig. 1 shows a schematic diagram of the architecture of a fault-tolerant control system for a third-order neutral-point clamped inverter according to an embodiment of the invention; Fig. 2 shows a third-order neutral-point clamped inverter of Fig. 1 3 is a schematic flowchart of a fault-tolerant control method of a third-order neutral-point-clamped inverter according to another embodiment of the present invention; FIG. 4A shows a third-order neutral of FIG. 2 Schematic diagram of a circuit failure of a point-clamped inverter; Fig. 4B shows another circuit failure diagram of a third-order neutral-point clamped inverter of Fig. 2; Fig. 5 shows a third-order diagram of the second stage of Fig. 2 Circuit diagram of a first external power switch failure of a point-clamped inverter; Figure 6A shows a voltage vector diagram of the first external power switch failure of a third-order neutral-point clamped inverter of Figure 5 Figure 6B shows a voltage vector diagram of the third-order neutral-point clamp type inverter of Figure 5 after fault tolerance control; Figure 7 shows the sine wave reference voltage and triangular carrier signal of Figure 5; Figure 8 shows the line current diagram of the third-order neutral-point-clamped inverter of Figure 5; Figure 9 shows the line voltage diagram of the third-order neutral-point-clamped inverter of Figure 5; Figure 10 A schematic diagram of a circuit where a second external power switch failure occurs in the third-order neutral-point-clamped inverter of FIG. 2; FIG. 11A shows a second occurrence of the second-order neutral-point-clamped inverter of FIG. 10 A voltage vector diagram of the external power switch failure; Figure 11B shows a voltage vector diagram of the third-order neutral-point clamp type inverter of Figure 10 after fault tolerance control; Figure 12 shows the sine wave of Figure 10 Reference voltage and triangular carrier signal diagram; Fig. 13 shows a circuit diagram of a third external power switch failure of the third-order neutral-point-clamped inverter of Fig. 2; Fig. 14A shows the third-order of Fig. 13 A voltage vector diagram of the third external power switch failure of the neutral-point-clamped inverter; Figure 14B shows a voltage vector diagram of the third-order neutral-point-clamped inverter of Figure 13 after fault-tolerant control; Figure 15 shows the sine wave reference voltage and triangle carrier signal of Figure 13; Figure 16 shows the circuit diagram of the first internal power switch failure of the third-order neutral-point clamp type inverter of Figure 2; Figure 17 shows the sine wave reference voltage and triangular carrier signal of Figure 16; Figure 18 shows the line current diagram of the third-order neutral-point clamped inverter of Figure 16; Figure 19 shows the 16th Figure 3 shows the line voltage diagram of the third-order neutral-point-clamped inverter; Figure 20 shows the circuit diagram of a second internal power switch failure of the third-order neutral-point-clamped inverter of Figure 2; page 21 Fig. 20 shows the sine wave reference voltage and triangular carrier signal diagram of Fig. 20; Fig. 22 shows the circuit diagram of a third internal power switch failure of the third-order neutral-point clamp type inverter of Fig. 2; and Figure 23 shows the sine wave reference voltage and triangular carrier signal of Figure 22.
以下將參照圖式說明本發明之實施例。為明確說明起見,許多實務上的細節將在以下敘述中一併說明。然而,閱讀者應瞭解到,這些實務上的細節不應用以限制本發明。也就是說,在本發明部分實施例中,這些實務上的細節是非必要的。此外,為簡化圖式起見,一些習知慣用的結構與元件在圖式中將以簡單示意的方式繪示;並且重複之元件將可能使用相同的編號表示。 Hereinafter, embodiments of the present invention will be described with reference to the drawings. For clarity, many practical details will be explained in the following description. However, the reader should understand that these practical details should not be used to limit the present invention. That is to say, in some embodiments of the present invention, these practical details are unnecessary. In addition, for the sake of simplifying the drawings, some conventionally used structures and elements will be shown in a simple schematic manner in the drawings; and repeated elements may be indicated by the same number.
請參閱第1圖及第2圖,其中第1圖繪示依照本發明一實施例之一種三階中性點箝位型變頻器之容錯控制系統100的架構示意圖,第2圖繪示第1圖之三階中性點箝位型變頻器200的電路示意圖。三階中性點箝位型變頻器之容錯控制系統100包含一三階中性點箝位型變頻器200及一處理單元300。 Please refer to FIG. 1 and FIG. 2, wherein FIG. 1 shows a schematic diagram of the architecture of a fault-
三階中性點箝位型變頻器200包含一直流電壓V dc、二電容C1、C2、一第一相電路(未標示)、一第二相電路(未標示)及一第三相電路(未標示),二電容C1、C2串接於直流電壓的一正端點P及一負端點N之間。 The third-order neutral-point
第一相電路連接於正端點P及負端點N之間且包含二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-及二第一容錯功率開關Sa+、Sa-,二第一外部功率開關Sa1+、Sa2-分別連接正端點P及負端點N,二第一內部功率開關Sa2+、Sa1-串接於二第一外部功率開關Sa1+、Sa2-之間,二第一容錯功率開關Sa+、Sa-分別與二第一內部功率開關Sa2+、Sa1-並聯;第二相電路連接於正端點P及負端點N之間且包含二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-及二第二容錯功率開關Sb+、Sb-,二第二外部功率開關Sb1+、Sb2-分別連接正端點P及負端點N,二第二內部功率開關Sb2+、Sb1-串接於二第二外部功率開關Sb1+、Sb2-之間,二第二容錯功率開關Sb+、Sb-分別與二第二內部功率開關Sb2+、Sb1-並聯;第三相電路連接於正端點P及負端點N之間且包含二第三外部功率開關Sc1+、Sc2-、二第三內部功率開關Sc2+、Sc1-及二第三容錯功率開關Sc+、Sc-,二第三外部功率開關Sc1+、Sc2-分別連接正端點P及負端點N,二第三內部功率開關Sc2+、Sc1-串接於二第三外部功率開關Sc1+、Sc2-之間,二第三容錯功率開關Sc+、Sc-分別與二第三內部功率開關Sc2+、Sc1-並聯。 Circuit is connected to the first phase and a first external power switch comprising two Sa1 +, Sa2 between the positive terminal P and the negative terminal N -, two first internal power switch Sa2 +, Sa1 - and two first fault-tolerant power switch Sa +, Sa -, two first external power switch Sa1 +, Sa2 - respectively connected to the positive terminal P and the negative terminal N, and two of the first internal power switch Sa2 +, Sa1 - two first switches Sa1 series to an external power + , Sa2 - , the two first fault-tolerant power switches Sa + , Sa - are connected in parallel with the two first internal power switches Sa2 + , Sa1 -respectively ; the second phase circuit is connected between the positive terminal P and the negative terminal N and a second external power switch comprising two Sb1 +, Sb2 -, two second internal power switch Sb2 +, Sb1 - fault-tolerant and two second power switch Sb +, Sb -, two second external power switch Sb1 +, Sb2 - connected Positive terminal P and negative terminal N, two second internal power switches Sb2 + and Sb1 -are connected in series between two second external power switches Sb1 + and Sb2 - , and two second fault-tolerant power switches Sb + and Sb - respectively and two second internal power switch Sb2 +, Sb1 - parallel; and a third phase circuit is connected to an external power switch comprising two third Sc1 + P between the positive terminal and the negative terminal N, Sc2 -, two third internal power switch Sc2 +, Sc1 - third and two fault-tolerant power switch Sc +, Sc -, two third external power switches Sc1 +, Sc2 - respectively connected to the positive terminal P and the negative terminal N, and two third internal power switch Sc2 + , Sc1 - connected in series between the second and third external power switches Sc1 + and Sc2 - , the second and third fault-tolerant power switches Sc + and Sc - are connected in parallel with the second and third internal power switches Sc2 + and Sc1 -, respectively .
更詳細的說,電容C1的一上端與正端點P電性連接,電容C1的一下端以一中性點o與另一電容C2的一上端電性連接,電容C2的一下端與負端點N電性連接。 In more detail, the upper end of the capacitor C 1 is electrically connected to the positive terminal P, the lower end of the capacitor C 1 is electrically connected to the upper end of the other capacitor C 2 with a neutral point o, and the lower end of the capacitor C 2 The terminal is electrically connected to the negative terminal N.
第一外部功率開關Sa1+的一上端與正端點P電性連接,第一外部功率開關Sa2-的一下端與負端點N電性連接;第一內部功率開關Sa2+的一上端與第一外部功率開關Sa1+的一下端以一第一接點P1電性連接,第一內部功率開關Sa2+的一下端與第一內部功率開關Sa1-的一上端以一第二接點P2電性連接,第一內部功率開關Sa1-的一下端與第一外部功率開關Sa2-的一上端以一第三接點P3電性連接;第一容錯功率開關Sa+的一上端與第一接點P1電性連接,第一容錯功率開關Sa+的一下端與第一容錯功率開關Sa-的一上端及第二接點P2電性連接,第一容錯功率開關Sa-的一下端與第三接點P3電性連接。 An upper end of the first external power switch Sa1 + is electrically connected to the positive terminal P, a lower end of the first external power switch Sa2 - is electrically connected to the negative terminal N; an upper end of the first internal power switch Sa2 + is connected to the an external power switches Sa1 + to a lower end of a first contact point P1 is electrically connected to a first internal power switch Sa2 + the lower end of the first internal power switch Sa1 - an upper end to a second contact electrically P2 Connected, the lower end of the first internal power switch Sa1 - is electrically connected to the upper end of the first external power switch Sa2 - with a third contact P3; the upper end of the first fault-tolerant power switch Sa + is connected to the first contact P1 is electrically connected to a first fault-tolerant power switch Sa + a lower end of the first fault-tolerant power switch Sa - a second contact point P2 and the upper end is electrically connected to the first fault-tolerant power switch Sa - a lower end of the third contacts P3 is electrically connected.
第二外部功率開關Sb1+的一上端與正端點P電性連接,第二外部功率開關Sb2-的一下端與負端點N電性連接;第二內部功率開關Sb2+的一上端與第二外部功率開關Sb1+的一下端以一第四接點P4電性連接,第二內部功率開關Sb2+的一下端與第二內部功率開關Sb1-的一上端以一第五接點P5電性連接,第二內部功率開關Sb1-的一下端與第二外部功率開關Sb2-的一上端以一第六接點P6電性連接;第二容錯功率開關Sb+的一上端與第四接點P4電性連接,第二容錯功率開關Sb+的一下端與第二容錯功率開關Sb-的一上端及第五接點P5電性連接,第二容錯功率開關Sb-的一下端與第六接點P6電性連接。 The upper end of the second external power switch Sb1 + is electrically connected to the positive terminal P, the lower end of the second external power switch Sb2 - is electrically connected to the negative terminal N; the upper end of the second internal power switch Sb2 + is connected to the The lower end of the two external power switches Sb1 + is electrically connected with a fourth contact P4, and the lower end of the second internal power switch Sb2 + is electrically connected with an upper end of the second internal power switch Sb1 - with a fifth contact P5 Connected, the lower end of the second internal power switch Sb1 - is electrically connected to the upper end of the second external power switch Sb2 - with a sixth contact P6; the upper end of the second fault-tolerant power switch Sb + is connected to the fourth contact P4 Electrically connected, the lower end of the second fault-tolerant power switch Sb + is electrically connected to the upper end of the second fault-tolerant power switch Sb - and the fifth contact P5, and the lower end of the second fault-tolerant power switch Sb - is connected to the sixth contact P6 is electrically connected.
第三外部功率開關Sc1+的一上端與正端點P電性連接,第三外部功率開關Sc2-的一下端與負端點N電性連 接;第三內部功率開關Sc2+的一上端與第三外部功率開關Sc1+的一下端以一第七接點P7電性連接,第三內部功率開關Sc2+的一下端與第三內部功率開關Sc1-的一上端以一第八接點P8電性連接,第三內部功率開關Sc1-的一下端與第三外部功率開關Sc2-的一上端以一第九接點P9電性連接;第三容錯功率開關Sc+的一上端與第七接點P7電性連接,第三容錯功率開關Sc+的一下端與第三容錯功率開關Sc-的一上端及第八接點P8電性連接,第三容錯功率開關Sc-的一下端與第九接點P9電性連接。 The upper end of the third external power switch Sc1 + is electrically connected to the positive terminal P, the lower end of the third external power switch Sc2 - is electrically connected to the negative terminal N; the upper end of the third internal power switch Sc2 + is connected to the The lower end of the three external power switches Sc1 + is electrically connected with a seventh contact P7, and the lower end of the third internal power switch Sc2 + is electrically connected with an upper end of the third internal power switch Sc1 - with an eighth contact P8 Connected, the lower end of the third internal power switch Sc1 - is electrically connected to the upper end of the third external power switch Sc2 - with a ninth contact P9; the upper end of the third fault-tolerant power switch Sc + is connected to the seventh contact P7 electrically connected, a third fault-tolerant power switch Sc + a lower end of the third fault-tolerant power switch Sc - an upper end and an eighth point P8 is electrically connected, a third fault-tolerant power switch Sc - a lower end of the ninth contacts P9 is electrically connected.
處理單元300電性連接三階中性點箝位型變頻器200且包含一容錯控制器320,容錯控制器320選擇性啟閉二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第一容錯功率開關Sa+、Sa-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第二容錯功率開關Sb+、Sb-、二第三外部功率開關Sc1+、Sc2-、二第三內部功率開關Sc2+、Sc1-及二第三容錯功率開關Sc+、Sc-。 300 third-order processing unit is connected electrically neutral point clamped
上述的第一相即a相,第二相即b相,第三相即c相,第一相電路可更包含二第一被動式開關D11、D12,第一被動式開關D11的一上端電性連接第一接點P1,第一被動式開關D11的一下端以一第十接點P10電性連接第一被動式開關D12的一上端,第一被動式開關D12的一下端電性連接第三接點P3。第二相電路可更包含二第二被動式開關D21、D22,第二被動式開關D21的一上端電性連接第四接點P4, 第二被動式開關D21的一下端以一第十一接點P11電性連接第二被動式開關D22的一上端,第二被動式開關D22的一下端電性連接第六接點P6。第三相電路可更包含二第三被動式開關D31、D32,第三被動式開關D31的一上端電性連接第七接點P7,第三被動式開關D31的一下端以一第十二接點P12電性連接第三被動式開關D32的一上端,第三被動式開關D32的一下端電性連接第九接點P9。中性點o電性連接第十接點P10、第十一接點P11及第十二接點P12,也就是說,中性點o、第十接點P10、第十一接點P11及第十二接點P12在電性上是屬於同一電位點。而第一被動式開關D11、D12、第二被動式開關D21、D22、第三被動式開關D31、D32皆為二極體。 The first phase is a phase, the second phase is b phase, and the third phase is c phase. The first phase circuit may further include two first passive switches D 11 and D 12. An upper end of the first passive switch D 11 is electrically connected a first contact point P1, a first end of the passive switch D. 11 at point P10 to a tenth electrically connected to an upper end of the first passive switch D 12, D at a first end of the passive switch is electrically connected to the third 12 Point P3. The second phase circuit may further include two second passive switches D 21 , D 22 , an upper end of the second passive switch D 21 is electrically connected to the fourth contact P4, and a lower end of the second passive switch D 21 is connected with an eleventh P11 is electrically connected to a junction end of the second 22 is the passive switch D, a second passive switch D is electrically connected to a lower end P6 22 of the sixth contacts. The third phase circuit may further include two third passive switches D 31 and D 32. An upper end of the third passive switch D 31 is electrically connected to the seventh contact P7, and a lower end of the third passive switch D 31 is connected to a twelfth a contact point P12 is electrically connected to the upper end of the third passive switch D 32, the third passive switch D at the ninth terminal electrically connected to the contact P9 32. The neutral point o is electrically connected to the tenth contact P10, the eleventh contact P11 and the twelfth contact P12, that is, the neutral point o, the tenth contact P10, the eleventh contact P11 and the first The twelve contacts P12 belong to the same potential point electrically. The first passive switches D 11 and D 12 , the second passive switches D 21 and D 22 , and the third passive switches D 31 and D 32 are all diodes.
另外,二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第一容錯功率開關Sa+、Sa-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第二容錯功率開關Sb+、Sb-、二第三外部功率開關Sc1+、Sc2-、二第三內部功率開關Sc2+、Sc1-及二第三容錯功率開關Sc+、Sc-皆有一背接二極體跨接於上端及下端之間。 Further, two first external power switch Sa1 +, Sa2 -, two first internal power switch Sa2 +, Sa1 -, two first fault-tolerant power switch Sa +, Sa -, two second external power switch Sb1 +, Sb2 -, two second internal power switch Sb2 +, Sb1 -, two second fault-tolerant power switch Sb +, Sb -, two third external power switches Sc1 +, Sc2 -, two third internal power switch Sc2 +, Sc1 - and bis The three fault-tolerant power switches Sc + and Sc -each have a back diode connected across the upper end and the lower end.
三階中性點箝位型變頻器200之作動原理是將直流電壓V dc利用電容C1、C2均分成三個電壓等級,其中正端點P的電壓是+1/2 V dc、中性點o的電壓是0,負端點N的電壓是-1/2 V dc,而使輸出電壓具有三種變化。故使用二極體與二第一外部功率開關Sa1+、Sa2-、二第一內部功率開 關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-將輸出電壓箝位於中性點o的電壓,而隨著二極體與二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-的開關狀態的切換,將產生不同的輸出結果。 The operating principle of the third-order neutral-point clamped
在控制上,容錯控制器320提供調變信號以控制二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第一容錯功率開關Sa+、Sa-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第二容錯功率開關Sb+、Sb-、二第三外部功率開關Sc1+、Sc2-、二第三內部功率開關Sc2+、Sc1-及二第三容錯功率開關Sc+、Sc-啟閉,第2圖之實施例中使用正弦脈波寬度調變(Sinusoidal pulse width modulation,SPWM)策略,其是利用正弦波參考電壓與三角載波信號相互比較後,產生調變信號。三角載波信號分為v tri,U與v tri,L;正弦波參考電壓則分為用於第一相電路的第一正弦波參考電壓v sin,a,用於第二相電路的第二正弦波參考電壓v sin,b及用於第三相電路的第三正弦波參考電壓v sin,c,而v sin,a=masin(θ),v sin,b=masin(θ-120°)及v sin,c=masin(θ-240°),其中θ代表相角,其介於0至360°之間,ma為調變指標(Modulation index),且ma=Vsin/Vtri,Vtri表示三角載波振幅,Vsin則為正弦波參考電壓之振幅。 On the control, the
因此,當第一正弦波參考電壓v sin,a大於三角載波信號v tri,U(v sin,a>v tri,U)時,第一外部功率開關Sa1+及第一內部功率開關Sa2+導通,第一相輸出點a的相電壓v ao =+1/2 V dc;若第一正弦波參考電壓v sin,a介於三角載波信號v tri,U及v tri,L之間(v tri,U>v sin,a>v tri,L),二第一內部功率開關Sa2+、Sa1-導通,第一相輸出點a的電壓v ao 為0;若第一正弦波參考電壓v sin,a小於三角載波信號v tri,L(v sin,a<v tri,L),第一內部功率開關Sa1-及第一外部功率開關Sa2-導通,則第一相輸出點a的相電壓v ao =-1/2 V dc。第二相輸出點b的相電壓v bo 及第三相輸出點c的相電壓v co 的原理與第一相輸出點a的相電壓v ao 類似,不再贅述。此外,第一相輸出點a與第二相輸出點b之間具有線電壓v ab ,第二相輸出點b與第三相輸出點c之間具有線電壓v bc ,第一相輸出點a與第三相輸出點c之間具有線電壓v ca 。 Therefore, when the first sine wave reference voltage v sin , a is greater than the triangular carrier signal v tri , U ( v sin , a > v tri , U ), the first external power switch Sa1 + and the first internal power switch Sa2 + are turned on , The phase voltage v ao of the first phase output point a = +1/2 V dc ; if the first sine wave reference voltage v sin , a is between the triangular carrier signals v tri , U and v tri , L ( v tri , U > v sin , a > v tri , L ), the two first internal power switches Sa2 + and Sa1 -are turned on, and the voltage v ao of the first phase output point a is 0; if the first sine wave reference voltage v sin , a is less than the triangular carrier signal v tri , L ( v sin , a < v tri , L ), the first internal power switch Sa1 - and the first external power switch Sa2 -are turned on, then the phase voltage v ao of the first phase output point a =-1/2 V dc . The principles of the phase voltage v bo at the second phase output point b and the phase voltage v co at the third phase output point c are similar to the phase voltage v ao at the first phase output point a, and will not be described again. In addition, there is a line voltage v ab between the first phase output point a and the second phase output point b, a line voltage v bc between the second phase output point b and the third phase output point c, and the first phase output point a There is a line voltage v ca between the third-phase output point c.
請參閱第3圖,其中第3圖繪示依照本發明另一實施例之一種三階中性點箝位型變頻器之容錯控制方法400的步驟流程圖。三階中性點箝位型變頻器之容錯控制方法400包含診斷步驟410及訊號調整步驟420。 Please refer to FIG. 3, wherein FIG. 3 illustrates a flowchart of steps of a fault-
於診斷步驟410中,自二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、 二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-中判斷一故障者。 Diagnosis in
於訊號調整步驟420中,改變二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-中至少一者的開關狀態。其中,當任一第一外部功率開關Sa1+、Sa2-故障時,截止二第一外部功率開關Sa1+、Sa2-,操作二第一內部功率開關Sa2+、Sa1-,修正第二正弦波參考電壓v sin,b的相角及第三正弦波參考電壓v sin,c的相角;當任一第二外部功率開關Sb1+、Sb2-故障時,截止二第二外部功率開關Sb1+、Sb2-,操作二第二內部功率開關Sb2+、Sb1-,修正第一正弦波參考電壓v sin,a的相角及第三正弦波參考電壓v sin,c的相角;當任一第三外部功率開關Sc1+、Sc2-故障時,截止二第三外部功率開關Sc1+、Sc2-,操作二第三內部功率開關Sc2+、Sc1-,修正第一正弦波參考電壓v sin,a的相角及第二正弦波參考電壓v sin,b的相角;當任一第一內部功率開關Sa2+、Sa1-故障時,截止二第一內部功率開關Sa2+、Sa1-,操作二第一容錯功率開關Sa+、Sa-;當任一第二內部功率開關Sb2+、Sb1-故障時,截止二第二內部功率開關Sb2+、Sb1-,操作二第二容錯功率開關Sb+、Sb-;及當任一第三內部功率開關Sc2+、Sc1-故障時,截止二第三內部功率開關Sc2+、Sc1-,操作二第三容錯功率開關Sc+、Sc-。
請參閱第4A圖及第4B圖,第4A圖繪示第2圖之三階中性點箝位型變頻器200的一電路故障示意圖,第4B圖繪示第2圖之三階中性點箝位型變頻器200的另一電路故障示意圖。為了避免危險發生,三階中性點箝位型變頻器之容錯控制方法400可以在二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-中任一者故障時進行容錯控制。 Please refer to FIG. 4A and FIG. 4B, FIG. 4A shows a schematic diagram of a circuit failure of the third-order neutral-point clamped
如第4A圖所示,當二第一外部功率開關Sa1+、Sa2-、二第二外部功率開關Sb1+、Sb2-及二第三外部功率開關Sc1+、Sc2-中任一者故障時,稱為外部開關故障,毋需使用到二第一容錯功率開關Sa+、Sa-、二第二容錯功率開關Sb+、Sb-、二第三容錯功率開關Sc+、Sc-即可進行容錯控制;反之,如第4B圖所示,當二第一內部功率開關Sa2+、Sa1-、二第二內部功率開關Sb2+、Sb1-及二第三內部功率開關Sc2+、Sc1-中任一者故障時,稱為內部開關故障,需使用到二第一容錯功率開關Sa+、Sa-、二第二容錯功率開關Sb+、Sb-、二第三容錯功率開關Sc+、Sc-來進行容錯控制。 As shown in Figure 4A, when the two first external power switch Sa1 +, Sa2 -, two second external power switch Sb1 +, Sb2 - and two third external power switches +, Sc2 Sc1 - fault when any one of, It referred to as external switch failure, no need to use two first fault-tolerant power switch Sa +, Sa -, two second fault-tolerant power switch Sb +, Sb -, two third fault-tolerant power switch Sc +, Sc - to be tolerant control ; the other hand, as shown in Figure 4B, when the two first internal power switch Sa2 +, Sa1 -, two second internal power switch Sb2 +, Sb1 - third and two internal power switch Sc2 +, Sc1 - any one of fault, known as the internal switch failure, the need to use two first fault-tolerant power switch Sa +, Sa -, two second fault-tolerant power switch Sb +, Sb -, two third fault-tolerant power switch Sc +, Sc - to fault tolerance control.
請參閱第5圖、第6A圖、第6B圖、第7圖、第8圖及第9圖,其中第5圖繪示第2圖之三階中性點箝位型變頻器200發生一第一外部功率開關Sa1+故障的電路示意圖,第6A圖繪示第5圖之三階中性點箝位型變頻器200發生第一 外部功率開關Sa1+故障的一電壓向量圖,第6B圖繪示第5圖之三階中性點箝位型變頻器200經容錯控制後的一電壓向量圖,第7圖繪示第5圖之正弦波參考電壓與三角載波信號v tri,U與v tri,L圖,第8圖繪示第5圖之三階中性點箝位型變頻器200的線電流圖,第9圖繪示第5圖之三階中性點箝位型變頻器200的線電壓圖。 Please refer to Figure 5, Figure 6A, Figure 6B, Figure 7, Figure 8 and Figure 9, where Figure 5 shows the third-order neutral-point clamped
如第5圖所示,當第一外部功率開關Sa1+發生開路故障時,將第一外部功率開關Sa1+、Sa2-截止,且令二第一內部功率開關Sa2+、Sa1-導通,此時第一相輸出點a連接至中性點o,而第二相電路及第三相電路仍做正常開關之切換。因此,如第6A圖所示,相電壓v bo 及相電壓v co 正常,相電壓v ao 變為異常相電壓v ao1 (位於中心)且為零,線電壓v ca 變為異常線電壓v ca1 (與相電壓v co 重疊),線電壓v ab 變為異常線電壓v ab1 ,線電壓v bc 正常;再如第6B圖及第7圖所示,容錯控制器320必須同時分別修正第二正弦波參考電壓v sin,b的相角及第三正弦波參考電壓v sin,c的相角使其分別為-150°及+150°(假設第一正弦波參考電壓v sin,a的相角為0°),而使異常線電壓v ca1 變為新線電壓v ca2 ,異常線電壓v ab1 變為新線電壓v ab2 ,線電壓v bc 變為新線電壓v bc2 (與線電壓v bc 相角相同而向量長度不同),相電壓v co 變為新相電壓v co2 (與新線電壓v ca2 重疊),相電壓v bo 變為新相電壓v bo2 ,異常相電壓v ao1 變為新相電壓v ao2 (仍為零),進而使向量圖能維持三相平衡。經容錯控制器320調整過的第一正弦波參考電壓v sin,a、第二正弦波參考電壓v sin,b、第三正弦 波參考電壓v sin,c及三角載波信號v tri,U與v tri,L如第7圖所示,再依此發出調變信號啟閉二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-及二第三內部功率開關Sc2+、Sc1-。 As shown in FIG. 5, when the first external power switch Sa1 + open fault occurs, the first external power switch Sa1 +, Sa2 - off, and the two first order internal power switch Sa2 +, Sa1 - turns on, then The first-phase output point a is connected to the neutral point o, while the second-phase circuit and the third-phase circuit still perform normal switching. Therefore, as shown in FIG. 6A, the phase voltage v bo and the phase voltage v co are normal, the phase voltage v ao becomes the abnormal phase voltage v ao1 (at the center) and is zero, and the line voltage v ca becomes the abnormal line voltage v ca1 (Overlaps with phase voltage v co ), line voltage v ab becomes abnormal line voltage v ab1 , line voltage v bc is normal; as shown in Figure 6B and Figure 7, fault-tolerant controller 320 must simultaneously correct the second sine The phase angle of the wave reference voltage v sin , b and the phase angle of the third sine wave reference voltage v sin , c are respectively -150° and +150° (assuming the phase angle of the first sine wave reference voltage v sin , a 0°), so that the abnormal line voltage v ca1 becomes the new line voltage v ca2 , the abnormal line voltage v ab1 becomes the new line voltage v ab2 , and the line voltage v bc becomes the new line voltage v bc2 (and the line voltage v bc The phase angle is the same and the vector length is different), the phase voltage v co becomes the new phase voltage v co2 (overlaps with the new line voltage v ca2 ), the phase voltage v bo becomes the new phase voltage v bo2 , and the abnormal phase voltage v ao1 becomes the new Phase voltage v ao2 (still zero), which in turn enables the vector diagram to maintain three-phase balance. The first sinusoidal reference voltage v sin , a adjusted by the fault-
如第8圖所示,當三階中性點箝位型變頻器200正常時,第一相輸出線電流i a 、第二相輸出線電流i b 及第三相輸出線電流i c 正常輸出,而當第一外部功率開關Sa1+發生開路故障時出現異常,在進行容錯控制後可以回復三相平衡的狀態。 As shown in Fig. 8, when the third-order neutral-point
如第9圖所示,當三階中性點箝位型變頻器200正常時,線電壓v ab 、v bc 、v ca 正常輸出,而當第一外部功率開關Sa1+發生開路故障時出現異常,在進行容錯控制後可以回復三相平衡的狀態。 As shown in Figure 9, when the third-order neutral-point-clamped
請參閱第10圖、第11A圖、第11B圖及第12圖,其中第10圖繪示第2圖之三階中性點箝位型變頻器200發生一第二外部功率開關Sb2-故障的電路示意圖,第11A圖繪示第10圖之三階中性點箝位型變頻器200發生第二外部功率開關Sb2-故障的一電壓向量圖,第11B圖繪示第10圖之三階中性點箝位型變頻器200經容錯控制後的一電壓向量圖,第12圖繪示第10圖之正弦波參考電壓與三角載波信號v tri,U與v tri,L圖。 Please refer to FIG. 10, FIG. 11A, FIG. 11B and FIG. 12, wherein FIG. 10 illustrates a second external power switch Sb2 - failure of the third-order neutral-point clamped
如第10圖所示,當第二外部功率開關Sb2-發生開路故障時,將第二外部功率開關Sb1+、Sb2-截止,且令 二第二內部功率開關Sb2+、Sb1-導通,此時第二相輸出點b連接至中性點o,而第一相電路及第三相電路仍做正常開關之切換。因此,如第11A圖所示,相電壓vao及相電壓vco正常,相電壓v bo 變為異常相電壓v bo1 (位於中心)且為零,線電壓v bc 變為異常線電壓v bc1 ,線電壓v ab 變為異常線電壓v ab1 (與相電壓v ao 重疊),線電壓v ca 正常,再如第11B圖及第12圖所示,必須同時分別修正第一正弦波參考電壓v sin,a的相角及第三正弦波參考電壓v sin,c的相角使其分別為+30°及+90°(假設第一正弦波參考電壓v sin,a的相角為0°),而使異常線電壓v ab1 變為新線電壓v ab2 ,異常線電壓v bc1 變為新線電壓v bc2 ,線電壓v ca 變為新線電壓v ca2 (與線電壓v ca 相角相同而向量長度不同),相電壓v ao 變為新相電壓v ao2 (與新線電壓v ab2 重疊),相電壓v co 變為新相電壓v co2 ,異常相電壓v bo1 變為新相電壓v bo2 (仍為零),進而使向量圖能維持三相平衡。調整過的第一正弦波參考電壓v sin,a、第二正弦波參考電壓v sin,b、第三正弦波參考電壓v sin,c及三角載波信號v tri,U與v tri,L如第12圖所示。 As shown in FIG. 10, when the second external power switch Sb2 - open fault occurs, the second external power switch Sb1 +, Sb2 - off, and let two second internal power switch Sb2 +, Sb1 - turns on, then The second phase output point b is connected to the neutral point o, while the first phase circuit and the third phase circuit still perform normal switching. Therefore, as shown in FIG. 11A, the phase voltage v ao and the phase voltage v co are normal, the phase voltage v bo becomes an abnormal phase voltage v bo1 (at the center) and is zero, and the line voltage v bc becomes an abnormal line voltage v bc1 , Line voltage v ab becomes abnormal line voltage v ab1 (overlaps with phase voltage v ao ), line voltage v ca is normal, and as shown in Figure 11B and Figure 12, the first sine wave reference voltage v must be corrected simultaneously The phase angles of sin , a and the third sinusoidal reference voltage v sin , c are respectively +30° and +90° (assuming the phase angle of the first sinusoidal reference voltage v sin , a is 0°) , And the abnormal line voltage v ab1 becomes the new line voltage v ab2 , the abnormal line voltage v bc1 becomes the new line voltage v bc2 , and the line voltage v ca becomes the new line voltage v ca2 (the same angle as the line voltage v ca The vector length is different), the phase voltage v ao becomes the new phase voltage v ao2 (overlaps with the new line voltage v ab2 ), the phase voltage v co becomes the new phase voltage v co2 , and the abnormal phase voltage v bo1 becomes the new phase voltage v bo2 (Still zero), which in turn enables the vector diagram to maintain three-phase balance. The adjusted first sine wave reference voltage v sin , a , the second sine wave reference voltage v sin , b , the third sine wave reference voltage v sin , c and the triangular carrier signal v tri, U and v tri, L are as Figure 12 shows.
請參閱第13圖、第14A圖、第14B圖及第15圖,其中第13圖繪示第2圖之三階中性點箝位型變頻器200發生一第三外部功率開關Sc1+故障的電路示意圖,第14A圖繪示第13圖之三階中性點箝位型變頻器200發生第三外部功率開關Sc1+故障的一電壓向量圖,第14B圖繪示第13圖之三階中性點箝位型變頻器200經容錯控制後的一電壓向量 圖,第15圖繪示第13圖之正弦波參考電壓與三角載波信號v tri,U與v tri,L圖。 Please refer to FIG. 13, FIG. 14A, FIG. 14B and FIG. 15, wherein FIG. 13 illustrates the third external power switch Sc1 + failure of the third-order neutral-point clamped
如第13圖所示,當第三外部功率開關Sc2-發生開路故障時,將第三外部功率開關Sc1+、Sc2-截止,且令二第三內部功率開關Sc2+、Sc1-導通,此時第三相輸出點c連接至中性點o,而第一相電路及第二相電路仍做正常開關之切換。因此,如第14A圖所示,相電壓v ao 及相電壓v bo 正常,相電壓v co 變為異常相電壓v co1 (位於中心)且為零,線電壓v bc 變為異常線電壓v bc1 (與相電壓v bo 重疊),線電壓v ca 變為異常線電壓v ca1 ,線電壓v ab 正常,再如第14B圖及第15圖所示,必須同時分別修正第一正弦波參考電壓v sin,a的相角及第二正弦波參考電壓v sin,b的相角使其分別為-30°及-90°(假設第一正弦波參考電壓v sin,a的相角為0°),而使線電壓v ab 變為新線電壓v ab2 (與線電壓v ab 相角相同而向量長度不同),異常線電壓v bc1 變為新線電壓v bc2 ,異常線電壓v ca1 變為新線電壓v ca2 ,相電壓v ao 變為新相電壓v ao2 ,相電壓v bo 變為新相電壓v bo2 (與新線電壓v bc2 重疊),異常相電壓v co1 變為新相電壓v co2 (仍為零),進而使向量圖能維持三相平衡。調整過的第一正弦波參考電壓v sin,a、第二正弦波參考電壓v sin,b、第三正弦波參考電壓v sin,c及三角載波信號v tri,U與v tri,L如第15圖所示。 As shown in FIG. 13, when the third external power switch Sc2 - open fault occurs, the third external power switch Sc1 +, Sc2 - off, and let two third internal power switch Sc2 +, Sc1 - turns on, then The third-phase output point c is connected to the neutral point o, while the first-phase circuit and the second-phase circuit still perform normal switching. Therefore, as shown in FIG. 14A, the phase voltage v ao and the phase voltage v bo are normal, the phase voltage v co becomes an abnormal phase voltage v co1 (at the center) and is zero, and the line voltage v bc becomes an abnormal line voltage v bc1 (Overlap with the phase voltage v bo ), the line voltage v ca becomes abnormal line voltage v ca1 , the line voltage v ab is normal, and as shown in Figure 14B and Figure 15, the first sine wave reference voltage v must be corrected separately The phase angle of sin , a and the second sinusoidal reference voltage v sin , b are respectively -30° and -90° (assuming the phase angle of the first sinusoidal reference voltage v sin, a is 0°) , the line voltage v ab becomes the new line voltage v ab2 (v ab and the line voltage phase angle varies same vector length), abnormal line voltage v bc1 becomes the new line voltage v bc2, abnormal line voltage v ca1 becomes the new line voltage v ca2, the phase voltage becomes the new phase voltage v ao v ao2, the phase voltage v bo becomes the new phase voltage v bo2 (new line superimposed voltage v bc2), abnormal phase voltage v co1 becomes the new phase voltage v co2 (Still zero), which in turn enables the vector diagram to maintain three-phase balance. The adjusted first sine wave reference voltage v sin , a , the second sine wave reference voltage v sin , b , the third sine wave reference voltage v sin , c and the triangular carrier signal v tri, U and v tri, L are as Figure 15 shows.
請參閱第16圖、第17圖、第18圖及第19圖,其中第16圖繪示第2圖之三階中性點箝位型變頻器200發生一第一內部功率開關Sa2+故障的電路示意圖,第17圖繪示第 16圖之正弦波參考電壓與三角載波信號圖,第18圖繪示第16圖之三階中性點箝位型變頻器200的線電流圖,第19圖繪示第16圖之三階中性點箝位型變頻器200的線電壓圖。 Please refer to FIG. 16, FIG. 17, FIG. 18 and FIG. 19, in which FIG. 16 shows the first internal power switch Sa2 + failure of the third-order neutral-point clamped
如第16圖所示,當第一內部功率開關Sa2+發生開路故障情況,此時第一相輸出點a無法正常連接至中性點o,故相電壓v ao 出現異常並造成電流失真,此時必須啟動容錯控制,將第一內部功率開關Sa2+、Sa1-截止,觸發二第一容錯功率開關Sa+、Sa-,允許第一外部功率開關Sa1+、Sa2-做二階電壓切換,即將三階輸出電壓改為二階輸出,但仍維持三相平衡輸出。而可如第17圖所示,使用二第一容錯正弦波參考電壓+v sin,a、-v sin,a與容錯三角載波信號v tri比較後,產生正弦脈波寬度調變訊號來觸發二第一容錯功率開關Sa+、Sa-啟閉,其中二第一容錯正弦波參考電壓+v sin,a、-v sin,a為反相關係。 As shown in Figure 16, when the first internal power switch Sa2 + has an open-circuit fault, the first phase output point a cannot be connected to the neutral point o, so the phase voltage v ao is abnormal and causes current distortion. The fault tolerance control must be activated to turn off the first internal power switches Sa2 + and Sa1 -to trigger two first fault-tolerant power switches Sa + and Sa - to allow the first external power switches Sa1 + and Sa2 -to perform second-order voltage switching, which is about three The first-order output voltage is changed to the second-order output, but the three-phase balanced output is still maintained. As shown in Figure 17, two first fault-tolerant sine wave reference voltages + v sin , a , -v sin , a are compared with the fault-tolerant triangular carrier signal v tri to generate a sine pulse width modulation signal to trigger two The first fault-tolerant power switches Sa + and Sa - open and close, wherein the two first fault-tolerant sine wave reference voltages + v sin , a , -v sin , a are in an inverse relationship.
如第18圖所示,當三階中性點箝位型變頻器200正常時,第一相輸出線電流i a 、第二相輸出線電流i b 及第三相輸出線電流i c 是正常輸出,而當第一內部功率開關Sa2+發生開路故障時則出現異常,但在進行容錯控制後可以回復三相平衡的狀態。 As shown in Fig. 18, when the third-order neutral-point
如第19圖所示,當三階中性點箝位型變頻器200正常時,線電壓v ab 、v bc 、v ca 正常輸出,而當第一內部功率開關Sa2+發生開路故障時則出現異常,但在進行容錯控制後可以回復三相平衡的狀態。 As shown in Figure 19, when the third-order neutral-point-clamped
請參閱第20圖及第21圖,其中第20圖繪示第2圖之三階中性點箝位型變頻器200發生一第二內部功率開關Sb1-故障的電路示意圖,第21圖繪示第20圖之正弦波參考電壓與三角載波信號圖。 Please refer to FIG. 20 and FIG. 21, wherein FIG. 20 shows a schematic diagram of a second internal power switch Sb1 - fault occurred in the third-order neutral-point-clamped
如第20圖所示,當第二內部功率開關Sb1-發生開路故障情況,此時第二相輸出點b無法正常連接至中性點o,故相電壓v bo 出現異常並造成電流失真,此時必須啟動容錯控制,將第二內部功率開關Sb2+、Sb1-截止,觸發二第二容錯功率開關Sb+、Sb-,允許第二外部功率開關Sb1+、Sb2-做二階電壓切換,即將三階輸出電壓改為二階輸出,但仍維持三相平衡輸出。而可第21圖所示,使用二第二容錯正弦波參考電壓+v sin,b、-v sin,b與容錯三角載波信號v tri比較後,產生正弦脈波寬度調變訊號來觸發二第二容錯功率開關Sb+、Sb-啟閉,其中二第二容錯正弦波參考電壓+v sin,b、-v sin,b為反相關係。 As shown in Figure 20, when an open circuit failure occurs in the second internal power switch Sb1 - , the second phase output point b cannot be normally connected to the neutral point o, so the phase voltage v bo is abnormal and causes current distortion. The fault-tolerant control must be activated to turn off the second internal power switches Sb2 + and Sb1 -to trigger the second second fault-tolerant power switches Sb + and Sb - to allow the second external power switches Sb1 + and Sb2 -to perform second-order voltage switching, which is about three The first-order output voltage is changed to the second-order output, but the three-phase balanced output is still maintained. However, as shown in Figure 21, two second fault-tolerant sine wave reference voltages + v sin , b , -v sin , b are compared with the fault-tolerant triangular carrier signal v tri to generate a sine pulse width modulation signal to trigger the second The two fault-tolerant power switches Sb + and Sb -are turned on and off, and the second and second fault-tolerant sine wave reference voltages + v sin , b , -v sin , b are in an inverse relationship.
請參閱第22圖及第23圖,其中第22圖繪示第2圖之三階中性點箝位型變頻器200發生一第三內部功率開關Sc2+故障的電路示意圖,第23圖繪示第22圖之正弦波參考電壓與三角載波信號圖。 Please refer to FIG. 22 and FIG. 23, wherein FIG. 22 shows a schematic diagram of a third internal power switch Sc2 + fault in the third-order neutral-point clamped
如第22圖所示,當第三內部功率開關Sc2+發生開路故障情況,此時第三相輸出點c無法正常連接至中性點o,故相電壓v co 出現異常並造成電流失真,此時必須啟動容錯控制,將第三內部功率開關Sc2+、Sc1-截止,觸發二第三容錯功率開關Sc+、Sc-,允許第三外部功率開關Sc1+、 Sc2-做二階電壓切換,即將三階輸出電壓改為二階輸出,但仍維持三相平衡輸出。而可第21圖所示,使用二第三容錯正弦波參考電壓+v sin,c、-v sin,c與容錯三角載波信號v tri比較後,產生正弦脈波寬度調變訊號來觸發二第二容錯功率開關Sb+、Sb-啟閉二第三容錯功率開關Sc+、Sc-啟閉,其中二第三容錯正弦波參考電壓+v sin,c、-v sin,c為反相關係。 As shown in Figure 22, when the third internal power switch Sc2 + has an open-circuit fault, the third phase output point c cannot be connected to the neutral point o, so the phase voltage v co is abnormal and causes current distortion. The fault-tolerant control must be activated to turn off the third internal power switch Sc2 + and Sc1 -to trigger the second and third fault-tolerant power switches Sc + and Sc - to allow the third external power switch Sc1 + and Sc2 -to perform second-order voltage switching, which is about three The first-order output voltage is changed to the second-order output, but the three-phase balanced output is still maintained. However, as shown in Figure 21, the second and third fault-tolerant sine wave reference voltages + v sin , c , -v sin , c are compared with the fault-tolerant triangular carrier signal v tri to generate a sinusoidal pulse width modulation signal to trigger the second Two fault-tolerant power switches Sb + , Sb - opening and closing Two third fault-tolerant power switches Sc + , Sc - opening and closing, where the second and third fault-tolerant sine wave reference voltages + v sin , c , -v sin , c are in an inverse relationship.
請復參閱第1圖,在本實施例中,處理單元300可更包含一快速傅立葉轉換器340及一故障診斷器330,快速傅立葉轉換器340將第一相輸出線電流i a 、第二相輸出線電流i b 及第三相輸出線電流i c 進行分析,故障診斷器330訊號連接快速傅立葉轉換器340,故可以透過快速傅立葉轉換器340的分析資料找出三階中性點箝位型變頻器200的故障位置。 Please refer to FIG. 1 again. In this embodiment, the
而在診斷步驟410中,是將第一相電路的第一相輸出線電流i a 、第二相電路的第二相輸出線電流i b 及第三相電路的第三相輸出線電流i c 經由快速傅立葉轉換後,擷取(m f -5)、(m f +1)及(m f +5)處之特徵頻譜進行可拓理論故障分析,其中m f 是頻率調變指數(Frequency modulation index),如式(1)所示:
快速傅立葉轉換器340已內建快速傅立葉轉換方法,在故障診斷時,先以三階中性點箝位型變頻器200之十二種故障類別與其相對應之故障特徵值建立物元模型,再將第一相輸出線電流i a 、第二相輸出線電流i b 及第三相輸出線電流i c 經由快速傅立葉轉換器340後所得之頻譜,取其故障特徵值送至以可拓理論建立之故障診斷器330內判斷出故障之類別,即可得知故障位置。其中可拓理論之變頻器故障診斷方法及辨識程序為;(1)建立十二種開關故障類別之物元模型;(2)從故障類別之特徵頻譜,訂出各故障類別之節域上限及下限;(3)再由故障類別之特徵頻譜,設定各故障類別經典域之範圍;(4)完成節域及經典域之設定後,即可進行故障類別判斷;以及(5)輸出故障類別之結果。其中十二種開關故障類別分別對應二第一外部功率開關Sa1+、Sa2-、二第一內部功率開關Sa2+、Sa1-、二第二外部功率開關Sb1+、Sb2-、二第二內部功率開關Sb2+、Sb1-、二第三外部功率開關Sc1+、Sc2-以及二第三內部功率開關Sc2+、Sc1-。 The
透過上述的快速傅立葉轉換及可拓理論故障分析可準確找出三階中性點箝位型變頻器200的故障位置,但故障診斷的方法亦可以是其他診斷方式,不以上述揭露為限。 Through the above-mentioned fast Fourier transform and extension theory fault analysis, the fault location of the third-order neutral point
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神 和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed as above by the embodiments, it is not intended to limit the present invention. Anyone who is familiar with this skill can make various modifications and retouching without departing from the spirit and scope of the present invention, so the protection of the present invention The scope shall be as defined in the appended patent application scope.
400‧‧‧三階中性點箝位型變頻器之容錯控制方法 400‧‧‧Three-step neutral point clamp type inverter fault-tolerant control method
410‧‧‧診斷步驟 410‧‧‧Diagnostic procedure
420‧‧‧訊號調整步驟 420‧‧‧Signal adjustment steps
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107125550A TWI689159B (en) | 2018-07-24 | 2018-07-24 | Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107125550A TWI689159B (en) | 2018-07-24 | 2018-07-24 | Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202008698A true TW202008698A (en) | 2020-02-16 |
TWI689159B TWI689159B (en) | 2020-03-21 |
Family
ID=70413012
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107125550A TWI689159B (en) | 2018-07-24 | 2018-07-24 | Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI689159B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111404414A (en) * | 2020-03-10 | 2020-07-10 | 天津工业大学 | Improved NPC three-level inverter |
TWI730920B (en) * | 2020-10-29 | 2021-06-11 | 國立勤益科技大學 | Three-level t-type inverter tolerant control system and method thereof |
TWI742900B (en) * | 2020-10-29 | 2021-10-11 | 國立勤益科技大學 | Three-level t-type inverter fault diagnosis method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102010008426B4 (en) * | 2010-02-18 | 2011-09-01 | Hochschule Konstanz | 3-stage pulse inverter with discharge network |
CN202856682U (en) * | 2012-10-22 | 2013-04-03 | 东南大学 | Open-phase fault tolerance driving device of open-winding motor |
CN105356764B (en) * | 2015-10-30 | 2018-02-16 | 南京航空航天大学 | Z sources dual-level matrix frequency converter and its control method with Fault-Tolerant Topology structure |
CN105811794B (en) * | 2016-05-06 | 2018-03-30 | 上海海事大学 | The fault tolerant control method of the reference voltage signal reconstruct of multi-electrical level inverter |
CN105897005B (en) * | 2016-05-26 | 2018-05-25 | 南京航空航天大学 | A kind of dual-level matrix frequency converter and its fault tolerant control method with fault tolerance |
-
2018
- 2018-07-24 TW TW107125550A patent/TWI689159B/en not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111404414A (en) * | 2020-03-10 | 2020-07-10 | 天津工业大学 | Improved NPC three-level inverter |
CN111404414B (en) * | 2020-03-10 | 2022-08-02 | 天津工业大学 | Improved NPC three-level inverter |
TWI730920B (en) * | 2020-10-29 | 2021-06-11 | 國立勤益科技大學 | Three-level t-type inverter tolerant control system and method thereof |
TWI742900B (en) * | 2020-10-29 | 2021-10-11 | 國立勤益科技大學 | Three-level t-type inverter fault diagnosis method |
Also Published As
Publication number | Publication date |
---|---|
TWI689159B (en) | 2020-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI689159B (en) | Tolerant control system of three-level neutral point clamped inverter and tolerant control method thereof | |
US10644611B2 (en) | Voltage reference reconfiguration fault-tolerant control method for multi-level inverter | |
EP3089338A1 (en) | Cascaded multilevel converter with t-type 3-level fullbridge cells and cell internal bypass function | |
EP2471164B1 (en) | Converter cell module with autotransformer bypass, voltage source converter system comprising such a module and a method for controlling such a system | |
Abdelghani et al. | Versatile three-level FC-NPC converter with high fault-tolerance capabilities: Switch fault detection and isolation and safe postfault operation | |
WO2006107548A1 (en) | Power converter system and method | |
CN102195460B (en) | Power conversion device | |
US20110025300A1 (en) | Electrical power quality test circuitry and method | |
Parimalasundar et al. | Fault diagnosis in a five-level multilevel inverter using an artificial neural network approach | |
Aleenejad et al. | Unbalanced Selective Harmonic Elimination for fault-tolerant operation of three phase multilevel Cascaded H-bridge inverters | |
TWI681611B (en) | Tolerant control system of three-level t-type inverter and tolerant control method thereof | |
Iman-Eini et al. | A fault-tolerant control strategy for cascaded H-bridge multilevel rectifiers | |
Ku et al. | Multiple open-switch faults detection and fautls tolerant method of three-level three-phase NPC active rectifier | |
Di Tommaso et al. | A geometrical simple approach for power silicon devices fault detection and fault-tolerant operation of a voltage source inverter | |
JPH11122819A (en) | Dc ground fault detector | |
Easley et al. | Self-healing model predictive controlled cascaded multilevel inverter | |
US9450482B2 (en) | Fault recovery for multi-phase power converters | |
Mayer et al. | Control concept and stability considerations of the modular high frequency converter | |
Wang et al. | Fast diagnosis of multiple open-circuit faults in a T-type inverter based on voltages across half-bridge switches | |
KR102322428B1 (en) | Direct matrix converter system with input filter to prevent overcurrent | |
Lee et al. | A fault diagnosis method in cascaded h-bridge multilevel inverter using output current analysis | |
Pany et al. | Algorithm for Fault-Tolerant Operation of Cascaded H-Bridge Multilevel Inverter | |
Yi et al. | Optimization of neutral shift in cell-fault treatment for cascaded H-bridge inverter | |
Agarwal et al. | Full-Fault-Tolerant Single-Phase 13-Level Cascaded Multilevel Inverter with Modified H-Bridge Modules | |
CN111769539A (en) | Direct current active power filter and control method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |