TW200910356A - Flash storeage chip and flash array storage system - Google Patents
Flash storeage chip and flash array storage system Download PDFInfo
- Publication number
- TW200910356A TW200910356A TW96132488A TW96132488A TW200910356A TW 200910356 A TW200910356 A TW 200910356A TW 96132488 A TW96132488 A TW 96132488A TW 96132488 A TW96132488 A TW 96132488A TW 200910356 A TW200910356 A TW 200910356A
- Authority
- TW
- Taiwan
- Prior art keywords
- flash memory
- flash
- interface
- data
- microcontroller
- Prior art date
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
200910356 PSPD-20U7-U016 24992twf.doc/n 九、發明說明: 【發明所屬之技術領域】 本發明是有關於-種儲存裝置,且特別是有 快閃儲存晶片與快閃陣列儲存系統。 、—種 【先前技術】 隨著電子工業在半導體技術上的不斷地渾進, 品已朝向提升處理速度以及多功能化等方 ^產 ^統中’邏輯處理元件(例如中央處理器)以及纪情^ 處理速度亦在此一趨勢之下不斷地提升。 %體之 然而,在電腦系統中除了邏輯處理元件以及 處理速度影響著電㈣統之運作效料,存^之 =)的存取速度亦是影響電腦純之運作效^的 t二由於ΓΓ裝置無法突破自身的技術障礙來提升其 二、、又’使付其存取速度仍無法與中央處理器以及記憶 理速度配合,因而造成電腦线的整體效能無法有 效地提升。 ” 傳輸資料的速度取決於匯流排的傳輸速度,為了能使 電腦的效能提升’相關業者不斷研發提生魏的介面,例 如整合式驅動電子(IDE)介面、周邊組件互連(PCI)介 面、高速周邊組件互連(PCIEXPress)連接介面等。 此外,為了提升電腦系統中存取裝置的存取速度,習 知技術提出一種磁碟陣列(Redundant Array of Independent200910356 PSPD-20U7-U016 24992twf.doc/n IX. Description of the Invention: [Technical Field] The present invention relates to a storage device, and particularly to a flash memory chip and a flash array storage system. , - [Prior Art] With the continuous advancement of the electronics industry in semiconductor technology, the product has been oriented to improve the processing speed and multi-functionalization of the 'logic processing components (such as the central processing unit) and The processing speed of love ^ is also constantly improving under this trend. However, in the computer system, in addition to the logic processing components and processing speed affects the operation of the electricity (four) system, the access speed of the memory is also affecting the operation of the computer purely. It is impossible to break through its own technical obstacles to improve its second, and 'the speed of its access is still not compatible with the CPU and memory speed, thus the overall performance of the computer line can not be effectively improved. The speed of transferring data depends on the transmission speed of the bus, in order to improve the performance of the computer. [Related operators continue to develop the interface of the Wisdom, such as the integrated driver electronics (IDE) interface, peripheral component interconnect (PCI) interface, High-speed peripheral component interconnection (PCIEXPress) connection interface, etc. In addition, in order to improve the access speed of the access device in the computer system, the prior art proposes a disk array (Redundant Array of Independent
Disks,RAID )的妓。磁辦舰將乡個次存取裝置組合 200910356 PSPD-2007-0016 24992twf.doc/n 為 裝置。當存取裝置進行資料的存取時,資料會 t I夕辦分’之後_鮮行地存取於多個次存取 裝置内。因此磁碟_能提供較快速的存取逮度。 為了避免因為某-實體磁碟機毀損所造成的資料遺失, Π工:術更利用同位元檢查的觀念,協助必要時的資料 然而,由於此種磁辦_技術必須制多個 ^因此體魏大,所以紐應祕—糾、㈣帶式電腦 …、因此’有其需要發展能夠應用於小型電腦裝置中 用的磁碟陣列系統。 r便 【發明内容】 體積小可適用 本發明提供一種快閃陣列儲存系統,其 於小型電腦系統。 本發明提供一種快閃陣列儲存系統,其體積小可、南 於小型電腦线,可相容於主齡_整合式驅 ^Disks, RAID). The magnetic ship will combine the secondary access devices 200910356 PSPD-2007-0016 24992twf.doc/n as the device. When the access device accesses the data, the data is accessed in a plurality of secondary access devices. Therefore, Disk_ can provide faster access capture. In order to avoid the loss of data caused by the destruction of a certain physical disk drive, the completion of the work: the use of the concept of the same bit check to assist the necessary information, however, because of this magnetic _ technology must make multiple ^ so Big, so New should be secret - correct, (four) tape computer ..., so there is a need to develop a disk array system that can be used in small computer devices. r [Explanation] Small size is applicable The present invention provides a flash array storage system for a small computer system. The invention provides a flash array storage system, which is small in size and small in the south, and is compatible with the main age _ integrated drive ^
面。 卞W 本發明提供一種快閃儲存晶片,其是封裝為單一曰 片,因此可使整體快閃陣列儲存系統的體積縮小,= 於小型電腦线。 適用 本發明提供一種快閃儲存晶片,其是封襞為單一晶 片,因此可使整體快閃陣列儲存系統的體積縮小,以適: 於小型電腦系統,並且可相容於主機系統的整合式辕带 子介面。 鄆包 200910356 PSPD-2007-0016 24992twf.doc/n # t ^提出—種快閃陣列儲存系統,其包括多個快閃 ,存a曰片、—快閃陣列控制器與—資料傳輪介面。快閃 陣列型式排列’其中每-快閃儲存晶片包括- I;:反制器、至少一個快閃記憶體以及-高surface. The present invention provides a flash memory wafer that is packaged as a single chip, thereby reducing the overall flash array storage system size to a small computer line. The present invention provides a flash memory wafer that is packaged as a single wafer, thereby reducing the size of the overall flash array storage system to fit a small computer system and is compatible with the integrated system of the host system. Tape interface. 2009包 200910356 PSPD-2007-0016 24992twf.doc/n # t ^Proposed a flash array storage system, which includes a plurality of flashes, a chip, a flash array controller and a data transfer interface. Flash array type arrangement 'where each-flash memory chip includes -I;: counter, at least one flash memory, and - high
Explfpan^ (/!riPheral C〇m— —ect m Express)連接介面。微控制器封 路板上且具有一快閃記憶體介 ^ 閃記憶體封裝在單—電路杯介面。快 H 轉接至微控制器,用以儲 至微連接介面封裝在單—電路板上且輕接 •接至快閃陣列控制器,用以連接至系統 主機與快閃陣列儲存系統之間傳輸指令與 =主機欲寫入資料至快閃陣列儲存^ 存,至少其中之-來== 連接入Μ P、摘存晶片的微控制11會透過PCI Express 體介二寫Express介面接收資料並且透過快閃記憶 存在快閃記憶體。其中當系統主機欲讀取儲 尋儲存此系、統的資料時’則快閃陣列控制器會搜 存晶片的辭制哭2存晶片,並且儲存此資料的快閃儲 記憶體中會透過快閃記憶體介面讀取儲存在快閃 連接介面傳二ί =且透過PCI Express介面與PCI Express 在本發明之—實施例中,上述之每—快閃儲存晶片中 200910356 PSPD-2007-0016 24992twf.doc/n 至少一個快閃記憶體為一 SLC (Single Level Cell)快閃記 十思體或一 MLC (Multi Level Cell)反及(NAND )快閃記憶Explfpan^ (/!riPheral C〇m— — ect m Express) connection interface. The microcontroller board has a flash memory package that is packaged in a single-circuit cup interface. Fast H is transferred to the microcontroller for storage to the micro-connector interface packaged on the single-board and lightly connected to the flash array controller for connection between the system host and the flash array storage system Command and = host wants to write data to the flash array storage, at least - the == connection into the Μ P, the micro-control 11 of the memory will be received through the PCI Express body to write the Express interface and through the fast Flash memory exists in flash memory. When the system host wants to read and store the data stored in the system, the flash array controller will search for the wafer's reciting crying memory, and the flash memory storing the data will pass through the fast memory. Flash memory interface read and store in flash connection interface and through PCI Express interface and PCI Express. In the embodiment of the present invention, each of the above-mentioned flash memory chips is 200910356 PSPD-2007-0016 24992twf. Doc/n At least one flash memory is an SLC (Single Level Cell) flash or a MLC (Multi Level Cell) and (NAND) flash memory.
在本發明之一實施例中,上述之每一快閃儲存晶片中 將微控制器及快閃記憶體封裝於單一電路板上 四邊扁平無接腳式(QFN)、平面陣列式(LGA)、錫球 陣列式(BGA)、超薄平面型塑膠粒承載式(LQFp)、方 塊形扁平縣式(QFp)、晶粒式(DIE)直接封裝 式(COB)或單排腳封裝式(SIp)封裴法。 隹本《明之一實施例令,上述之快閃儲存晶片與快閃 車列儲存系統在傳輸資料的實體層可由至 組成發送端(Tx)與接收端(Rx)。 、、早、運 鮮ίΓΓ提出—種快閃陣列儲存系統,其包括多個快閃 Ξΐ:二列驅動程式。快閃儲存晶片是以陣列 =:,一快閃健存晶片包括-單-電路板、- 面。微控制器封封裝在單—電路板 連接" 介面、一 PrT Ρ 入 板上且具有一快閃記憶體 ra Express介面與—虛擬整合式驅動電 egrated Device Electronics, IDE) IDp 具有用以接收IM指令的整mf虛擬咖拉組 以執行咖指令的咖褒^式^電付面主控端與用 器執行的勒體程式來實‘二由微控制 上且轉接至微控制器,用以储存^體=在早—電路板 面封裝在單—電路板 」ΡαΕχρ峨連接介 祸得至微控制器,用以連接至系 200910356 PSPD-2007-〇〇,6 24992twf.doc/n 統主機 -汧閃陣列驅動程式安裝在系統主機中丑日士^ 主機來執行咕制在快_存晶片中讀取與儲存系統 :當系統主機欲讀取儲存在快閃陣列儲存系統^ ^In one embodiment of the present invention, the flash memory and the flash memory are packaged on a single circuit board in a four-sided flat pinless (QFN), planar array (LGA), Solder ball array (BGA), ultra-thin flat plastic particle-loaded (LQFp), square flat county (QFp), grained (DIE) direct package (COB) or single-row package (SIp) Sealing method. In one embodiment of the present invention, the above-mentioned flash memory chip and flash memory array system can be used to form a transmitting end (Tx) and a receiving end (Rx) in a physical layer for transmitting data. , early, and fresh, a flash array storage system that includes multiple flash ports: a two-column driver. The flash memory chip is array =:, a flash memory chip includes - single-board, - face. The microcontroller package is packaged on a single-board connection & interface, a PrT input board and has a flash memory ra Express interface and a virtual integrated driver (Egrated Device Electronics, IDE) IDp for receiving IM The instruction of the whole mf virtual coffee group is executed by the coffee machine, the coffee machine, the electronic control unit, and the user-executed program, and is transferred from the micro controller to the microcontroller for Storage ^ body = in the early - circuit board package in a single-board" ΡαΕχρ峨 connection to the microcontroller, used to connect to the system 200910356 PSPD-2007-〇〇, 6 24992twf.doc/n host -汧 阵列 Array driver is installed in the system host ugly 士 ^ host to perform the system in the fast _ memory wafer read and store system: when the system host wants to read and store in the flash array storage system ^ ^
叶’則快閃陣列驅動程式會搜尋儲存此資料的快閃曰斗 片,亚且儲存此資料的快閃儲存晶片的虛擬咖=:日日 收與,行系統主機所下達的IDE指令,並且此資料 閃記憶體介面來讀取以及由ρα Εχρ_介面轉換^ Ο ΕΧΡ腦連接介面所能接㈣格式來傳送,射當系 欲寫入貧料至快閃陣列儲存系統時,則快_列驅動程式 會指派快_存晶片的至少其中之―來寫人此資料,纽 所指派的快_存晶片的虛擬IDE模組會接收與執行系統 主機所下達的IDE指令,並且欲寫人的資料會由ρα Express連接介面與PCI Express介面來接收且由快閃記憶 體介面轉換為朗記憶體所能接㈣格絲寫人 ; 憶體。 °Leaf's flash array driver will search for the flash bucket that stores this data, and the virtual coffee of the flash storage chip that stores this data =: day-to-day receipt, the IDE command issued by the system host, and This data flash memory interface is read and transmitted by ρα Εχρ_interface conversion ^ ΕΧΡ ΕΧΡ 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 连接 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至 至The driver will assign at least one of the fast_storage chips to write this data, and the virtual IDE module assigned by the button will receive and execute the IDE command issued by the system host, and the data to be written is written. It will be received by the ρα Express connection interface and the PCI Express interface and converted from the flash memory interface to the memory of the memory (4). °
在本發明之一實施例中,上述之每一快閃儲存晶片中 至少一個快閃記憶體為一 SLC (Single Level Cell)或MLC (Multi Level Cell)反及(NAND)快閃記憶體。 在本發明之一實施例中,上述之在每一快閃儲存晶片 中將微控制器及快閃記憶體封裝於單一電路板上的方法包 括四邊扁平無接腳式(QFN)、平面陣列式(LGA)、錫 球陣列式(BGA)、超薄平面型塑膠粒承載式(LQFP)、 方塊形扁平封裝式(QFP)、晶粒式(DIE)、晶片直接封 裝式(COB)或單排腳封裝式(SIp)封裝法。 200910356 ^u-zmi-OOib 24992twf.doc/n 在本發明之-實施例中,上述之整合式驅動電子介面 指令相容於ΑΤΑ規格或序列ata規格。 本發明提出一種快閃儲存晶片,其包括一單一電路 板、一微控制盗、至少一個快閃記憶體以及一 pciEx以ess 連接介面。微控制器封裝在單一電路板上且具有—快閃記 憶體介面與一 PCI Express介面。快閃記憶體封裝在單一電 路板上且耦接至微控制器,用以儲存資料。 Γ、 接介面封裝在單一電路板上且耦接至微控制器。其中當系 統主機欲寫入資料至快閃儲存晶片時,則微控制器會透過 PCI~ Express介面接收資料並且透過快閃記憶體介面寫入 此資料至快閃記憶體。其中當系統主機欲讀取儲存在快閃 儲存晶片的資料時,則微控制器會透過快閃記憶體介面讀 取快閃記憶體中的資料,並且透過PCI Express介面經由 PCI Express連接介面傳送至系統主機。 在本發明之一實施例中,上述之至少一個快閃記憶體 為一 SLC (Single Level Cell)或 MLC (Multi Level Cell)反及 〇 ( nand )快閃記憶體。 在本發明之一實施例中,上述之微控制器及快閃記憶 體封裝於單一電路板上的方法包括四邊扁平無接腳式 (QFN)、平面陣列式(LGA)、錫球陣列式(BGA)、 超薄平面型塑膠粒承載式(LQFP)、方塊形扁平封裝式 (QFP)、晶粒式(DIE)、晶片直接封裝式(C0B)或單 排腳封裝式(SIP)封裝法。 在本發明之一實施例中,上述之快閃儲存晶片,其封 200910356 FSPD-2007~00it> 24992twf.doc/n 裝後的腳位至少包括PERST#、、 ΡΕΤρΟ、ΡΕΤηΟ、PERpO、PERn〇、P〇wer、Gr〇und 等腳位。 本發明提出一種快閃儲存晶片,其包括一單一電路 板、一微控制器、至少一個快閃記憶體以及一 pciExpress 連接介面。微控制器封封裝在單一電路板上且具有一快閃 記憶體介面、一 PCI Express介面與一虛擬IDE模組,虛 擬IDE模組具有用以接收ide指令的IDE主控端與用以執 (―、 行1D1S扣令的IDE裝置端,虛擬IDE模組是以可由微控制 器執行的韌體程式來實作。快閃記憶體封裝在單一電路板 上且耦接至微控制器,用以儲存資料。PCIExpress連接介 面封裝在單一電路板上且耦接至微控制器。其中當系統主 機欲讀取儲存在快閃記憶體_的資料時,則系統主機所下 達的IDE指令會發送至虛擬IDE模組以由虛擬Ι〇Ε模組執 仃,亚且儲存在快閃記憶體中的資料會藉由快閃記憶體介 面來讀取且由PCI Express介面轉換為PCI Express連接介 「 輯,接㈣格式⑽送至系統域。其中當純主機欲 以 寫入資料至快閃記憶體時’則系統主機所下達的IDE指令 會發送至虛擬IDE模組以由虛擬IDE模組執行,並且欲寫 入的資料會透過PCI Express介面來接收且透過快閃記憶 體介面轉換為快閃記憶體所能接收的格式以寫入至快^ 憶體。 、° 在本發明之-實施例中,上述之至少一個快閃記憶體 :’、、(Single Level Cell)或 MLC (Multi Level Cell)反及 (NAND )快閃記憶體。 11In an embodiment of the invention, at least one flash memory in each of the flash memory chips is an SLC (Single Level Cell) or an MLC (Multi Level Cell) inverse (NAND) flash memory. In an embodiment of the invention, the method for packaging the microcontroller and the flash memory on a single circuit board in each of the flash memory chips comprises a quad flat no-pin (QFN), planar array (LGA), solder ball array (BGA), ultra-thin planar plastic particle-loaded (LQFP), square-shaped flat package (QFP), die-type (DIE), wafer direct package (COB) or single row Foot package (SIp) package method. 200910356 ^u-zmi-OOib 24992twf.doc/n In the embodiment of the invention, the integrated drive electronic interface command described above is compatible with the ΑΤΑ specification or the sequence ata specification. The present invention provides a flash memory die that includes a single circuit board, a micro control thief, at least one flash memory, and a pciEx ess connection interface. The microcontroller is packaged on a single board and has a flash memory interface and a PCI Express interface. The flash memory is packaged on a single circuit board and coupled to a microcontroller for storing data. The interface is packaged on a single circuit board and coupled to the microcontroller. When the system host wants to write data to the flash memory chip, the microcontroller will receive the data through the PCI~Express interface and write the data to the flash memory through the flash memory interface. When the system host wants to read the data stored in the flash memory chip, the microcontroller reads the data in the flash memory through the flash memory interface, and transmits the data to the PCI Express interface through the PCI Express interface through the PCI Express interface. System host. In an embodiment of the invention, the at least one flash memory is an SLC (Single Level Cell) or an MLC (Multi Level Cell) and a nand flash memory. In an embodiment of the invention, the method for packaging the above-mentioned microcontroller and the flash memory on a single circuit board comprises a quad flat no-pin (QFN), a planar array (LGA), a solder ball array ( BGA), ultra-thin planar plastic grain-loaded (LQFP), square-shaped flat package (QFP), die-type (DIE), wafer direct package (C0B) or single-row package (SIP) package. In an embodiment of the present invention, the above-mentioned flash memory chip is sealed by 200910356 FSPD-2007~00it> 24992twf.doc/n. The installed pin includes at least PERST#, ΡΕΤρΟ, ΡΕΤηΟ, PERpO, PERn〇, P〇wer, Gr〇und and other feet. The present invention provides a flash memory die that includes a single circuit board, a microcontroller, at least one flash memory, and a pciExpress connection interface. The microcontroller package is packaged on a single circuit board and has a flash memory interface, a PCI Express interface and a virtual IDE module. The virtual IDE module has an IDE host for receiving ide commands and is used for execution ( ―, the IDE device side of the 1D1S deduction, the virtual IDE module is implemented by a firmware program executable by the microcontroller. The flash memory is packaged on a single circuit board and coupled to the microcontroller for The PCI Express connection interface is packaged on a single circuit board and coupled to the microcontroller. When the system host wants to read the data stored in the flash memory, the IDE command issued by the system host is sent to the virtual The IDE module is executed by the virtual module, and the data stored in the flash memory is read by the flash memory interface and converted from the PCI Express interface to the PCI Express interface. The (4) format (10) is sent to the system domain. When the pure host wants to write data to the flash memory, the IDE command issued by the system host is sent to the virtual IDE module for execution by the virtual IDE module, and Written It is received through the PCI Express interface and converted to a format that can be received by the flash memory through the flash memory interface to be written to the memory. In the embodiment of the present invention, at least one of the above Flash memory: ', (Single Level Cell) or MLC (Multi Level Cell) reverse (NAND) flash memory. 11
200910356 PSPD-2007-0016 24992twf.doc/n 在本發明之-實施财,上述之微㈣ 體封裝於單-電路板上的方法包括四ϋ (QFN)、平面陣列式(LGA)、錫球陣列式(BG接^式 超涛平面型_粒承載式(LQFp)、方塊形扁平封 (QFP)、晶粒式(膽)、晶片直接封裝式(c & 排腳封裝式(SIP)封裝法。 4早 在本發明之-實施财,上述之腿指令相容 或序列ΑΤΑ規格。 Α 本發明提出-独_存晶片,其包括—單—電路 板、一微控制器、多個快閃記憶體以及一 ραΕχρκΜ =面。微控制器封餘單―電路板上且具有—快閃記憶體 介面與一 PCI Express介面。快閃記憶體封裝在單一電路板 上且耦接,微控制器,用以齡fi^pciExp職連接介 面封裝在單一電路板上且耦接至微控制器。其中當系統主 機欲寫人㈣至,_儲存晶㈣,顺控會透過pci Express介面接”舰且透過快閃記雜介面寫入此資 料至f夬憶體。其中當系統主機欲讀取儲存在快閃儲存 曰曰片的資料日守,則微控制器會透過快閃記憶體介面讀取快 閃記憶體中的資料’並且透過Ρα Εχρ觀介面經由ρα Express it接介面傳送至系統主機。其中該独閃記憶體的 資料讀取與寫入是以一平行處理方式進行。 、在本發明之一實施例中,上述之至少一個快閃記憶體 為一 SLC (Single Level Cell)或 MLC (Multi Level Cell)反及 (NAND)快閃記憶體。 12 200910356 PSPD-2007-0016 24992twf.doc/n 在本發明之一實施例中,上述之微控制器及快閃記憶 體封裝於單一電路板上的方法包括四邊扁平無接腳式 (QFN)、平面陣列式(LGA)、錫球陣列式(bga)、 超薄平面型塑膠粒承載式(LQFP)、方塊形扁平封裝式 (QFP)、晶粒式(mE)、晶片直接封裝式(c〇B)或單 排腳封裝式(SIP)封裝法。 在本發明之一實施例中,上述之快閃儲存晶片,其封 r 裝後的腳位至少包括PERST#、REFCLK+、REFCLK-、 PETpO、PETnO、PERp0、pERn0、Power、Gr〇und 等腳位。 在本發明之一實施例中,上述之系統主機與快閃儲存 晶片在傳輸資料的實體層可由至少一組單工通道組成發送 端(TX)與接收端(Rx)。 在本發明之一實施例中,上述之微控制器更包括一虛 擬IDE模組,虛擬IDE模組具有用以接收IDE指令的 ,控端與用以執行腹指令的IDE裝置端,虛擬IDE模組 是以可由微控制器執行的韌體程式來實作。 本發棚採用具有pci Express介面之㈣錯存晶片 的快閃陣列儲存系統,因此可縮小儲存媒體的體 提升資料傳輸速率。 、 于 >為讓本發明之上料徵和優减更日,下文 舉較佳實關,她合騎圖式,作詳細說明如下。 【實施方式】 自快閃記憶體問世以來以低耗能非揮發性、耐震、高 13 200910356 PSPD-2007-0016 24992twf.doc/n 儲存密度等特性,在許多可# eeprom或電磁供電的記憶體^式裝置中,漸漸取代 益精進,快閃記憶體的儲存密^目刖半導體技術曰 的成長。因此,本發明使用快傳輪速度更是突飛猛進 硬式硬碟以實現小型化的目的。°己憶體取代磁碟陣列中的 [第一實施例] 圖1是根據本發明第一會 塊圖。 Μ續示快閃儲存系統的方 請參照圖1,快閃陣列儲 控制器102、一資料傳輸介子糸统1〇〇包括一快閃陣列 1〇6_1至106-η。 〇4與多個快閃儲存晶片 快閃陣列控制器1〇2是用 100中資料寫入的分配與讀取次:制在快閃陣列儲存系統 閃陣列控制器1()2會將多^料的搜索。具體來說,快 在邏輯上視為連續的儲存媒體,人儲存晶片106-1至勝η 示)的指令來對快閃儲存曰,亚且接收系統主機(未繪 儲存與讀取。料魅機^至廳-η進行資料的 器搬會指派哪幾個=寫入時’則快閃陣列控制 資料’而當系統主機指令為:::106-1至來寫入 資料的快閃儲存晶片丨〇6 時,則搜索儲存欲讀取的 102 0 # 器搬是透過資料 至糸統主機,並且快閃陣列控制 存系_之間_==在系統主機與快閃陣列儲 14 200910356 PSPD-2007-0016 24992twf.doc/n 在本發明實施例中, 在傳輪資料的實體層可由至小ι、^閃陣列錯存系統 端(Tx)與接收端(Rx)。 、’’且單工通道組成發送 快閃儲存晶片106-丨$ g 接至快閃陣列控制器1〇2,並且:疋以陣列型式排列且輕 晶片购至_具有相同的結快閃儲存 閃儲存晶片106-1為例進行說明] 以下將以快 圖2是繪示圖1所示伊 明參恥圖2,快閃儲存晶片 = 112、一微控制器114、 匕括早—電路板 邮跳連接介面118。至/個快閃記憶體出與-PCi 亓株路板112是用以將快閃儲存晶片购的所有 兀件封裝在一起的基板。 町所有 $控制益114疋封裝在單一電路板112上。微控制器 14用以控制快閃儲存晶片1 1的整體運作。微控制器 4具有-快閃記憶體介面122與—ρα Εχρ簡介面 124。快閃記憶體介面122是用以存取快閃記憶體ιΐ6的介 面。而PCI Express介面124是用以將資料轉換為ρα200910356 PSPD-2007-0016 24992twf.doc/n In the present invention, the micro-four-body package on a single-circuit board includes a four-turn (QFN), planar array (LGA), solder ball array. (BG connection type super Tao plane type granule load type (LQFp), square flat seal (QFP), grain type (bile), wafer direct package type (c & foot package (SIP) package method 4 As far as the present invention is implemented, the above-mentioned leg command compatibility or serial port specification. Α The present invention proposes a memory chip comprising a single circuit board, a microcontroller, and a plurality of flash memories. The body and a ραΕχρκΜ=face. The microcontroller has a single-board on the circuit board and has a flash memory interface and a PCI Express interface. The flash memory is packaged on a single circuit board and coupled to the microcontroller. The age-old fi^pciExp interface is packaged on a single circuit board and coupled to the microcontroller. When the system host wants to write (4) to _ storage crystal (4), the sequencer will connect to the ship through the pci Express interface. The flash memory interface writes this data to the memory system. To read the data stored in the flash memory, the microcontroller reads the data in the flash memory through the flash memory interface and transmits it via the ρα Εχρ interface through the ρα Express it interface. The data is read and written in a parallel processing manner. In an embodiment of the present invention, the at least one flash memory is an SLC (Single Level Cell). Or MLC (Multi Level Cell) reverse (NAND) flash memory. 12 200910356 PSPD-2007-0016 24992twf.doc/n In one embodiment of the invention, the above-described microcontroller and flash memory package The methods on a single board include four-sided flat pinless (QFN), planar array (LGA), solder ball array (bga), ultra-thin flat plastic particle-loaded (LQFP), square-shaped flat package (QFP), grained (mE), wafer direct package (c〇B) or single row package (SIP) package method. In one embodiment of the invention, the above flash memory chip is sealed r The installed pin includes at least PERST#, REFCLK+, REFCLK-, PETpO, PETnO, PERp0, pERn0, Power, Gr〇und, etc. In an embodiment of the present invention, the system host and the flash storage chip are at least one set of simplex in the physical layer for transmitting data. The channel constitutes a transmitting end (TX) and a receiving end (Rx). In an embodiment of the present invention, the above-mentioned microcontroller further includes a virtual IDE module, and the virtual IDE module has a control terminal for receiving the IDE command. With the IDE device side for executing the abdominal command, the virtual IDE module is implemented as a firmware program executable by the microcontroller. The flash studio uses a flash array storage system with a (ci) memory chip with a pci Express interface, thereby reducing the volume of the storage medium and increasing the data transfer rate. In order to make the above-mentioned materials and advantages of the present invention more effective, the following is a better example. [Embodiment] Since the advent of flash memory, low energy consumption, non-volatile, shock-resistant, high 13 200910356 PSPD-2007-0016 24992twf.doc/n storage density and other characteristics, in many eeprom or electromagnetically powered memory In the ^-type device, it gradually replaced Yi Jingjin, and the storage of flash memory was the growth of semiconductor technology. Therefore, the present invention uses the fast-transmitting wheel speed to advance the hard disk hard disk for miniaturization. [First Embodiment] Replacing a Disk Array [First Embodiment] Fig. 1 is a first block diagram according to the present invention. Referring to FIG. 1, the flash array storage controller 102 and a data transmission meson system 1A include a flash array 1〇6_1 to 106-η. 〇4 and multiple flash storage chip flash array controllers 1〇2 are allocated and read times with 100 data writes: the flash array controller 1()2 in the flash array storage system will be more ^ Search for materials. Specifically, it is logically regarded as a continuous storage medium, and the person stores the instructions of the chip 106-1 to the flash memory to store the flash memory, and the receiving system host (unpainted and read. Machine ^ to hall - η data transfer will assign which number = when writing 'flash array control data' and when the system host command is ::: 106-1 to write data flash memory chip丨〇6, the search storage to read the 102 0 # device is transmitted through the data to the system host, and the flash array control system _ between _== in the system host and flash array storage 14 200910356 PSPD- 2007-0016 24992twf.doc/n In the embodiment of the present invention, the physical layer of the transmission data may be from the system (Tx) and the receiving end (Rx) of the system, and the simplex. The channel component transmits a flash memory chip 106-丨$g to the flash array controller 1〇2, and: 疋 is arranged in an array pattern and the light wafer is purchased to have the same junction flash memory flash memory chip 106-1. Example for explanation] The following will be a quick diagram 2 showing the Yiming ginseng diagram of FIG. = 112, a microcontroller 114, 匕 早 early - board mail jump interface 118. / / flash memory and - PCi 路 road board 112 is used to purchase all components of the flash memory chip The substrates are packaged together. The town control unit 114 is packaged on a single circuit board 112. The microcontroller 14 is used to control the overall operation of the flash memory chip 11. The microcontroller 4 has a flash memory interface 122. And ρα Εχρ introduction surface 124. The flash memory interface 122 is used to access the interface of the flash memory ιΐ6, and the PCI Express interface 124 is used to convert the data into ρα
Express連接介面1 i 8所能接受的格式,以透過犯帥咖 連接介面118來傳輸。此外,微控制器1M還包括快閃管 理模組126,其用以執行快閃記憶體區塊管理、資料錯誤 扠正(error correcting )、電源管理等功能。快閃記憶體區 塊官理功能例如是執行平均磨損(wear leveling)、壞區塊 管理、維護對映表(mapping table)等。在本發明實施例 15 200910356 PSPD-2007-0016 24992twf.d〇c/n 中,將微控制器114封裝於單一電路板112上的方法 邊扁平無接腳式(QFN)。但必須瞭解的是,本發明亦= 使用平面陣列式(LGA)、錫球陣列式(BGA)、超 面型塑膠粒承載S(LQFP)、方塊形扁平封裝式(QfH 晶粒式(DIE)、晶片直接封裝式(c〇B)或單排 式(SIP)等封裝法。 丁衮 快閃記憶體116亦是封裝在單一電路板1丨2上,並 耦接至微控制器114。快閃記憶體H6用以儲存主機系統 欲寫入的資料。在本實施例中,快閃記憶體116是一 slc (Single Level Cell)反及(NAND)快閃記憶體。但必須瞭 解的是在本發明另一實施例中,快閃記憶體116可以是 MLC (Multi Level Cell)反及(NAND)快閃記憶體。另外, 在本發明實施例中,將快閃記憶體116封裝於單一電路板 112的方法為四邊扁平無接腳式(QFN)。但必須瞭解的 是,本發明亦可使用平面陣列s(LGA)、錫球陣列式 (BGA)、超薄平面型塑膠粒承載式(LQFp)、方塊形扁 平封裝式(QFP)、晶粒式(DIE)、晶片直接封裝式(c〇B) 或單排腳封裝式(SIP)等封裝法。 PCI Express連接介面118亦是封裝在單一電路板112 上並且輕接至微控制114’其用以傳輸資料。具體來說, 快閃儲存晶片106-1會依據PCI Express連接介面118的規 格(如圖5所示)至少包括PERST#、REFCLK+、R£rcLK:_、 PETpO、PETnO、PERP〇、PERnO、Power、Ground 等腳位。 在本實施例中’當系統主機欲寫入資料至快閃陣列儲 16The format that the Express connection interface 1 i 8 can accept is transmitted through the connection interface 118. In addition, the microcontroller 1M further includes a flash management module 126 for performing functions such as flash memory block management, data error correcting, and power management. The flash memory block function is, for example, performing wear leveling, bad block management, maintenance mapping table, and the like. In the embodiment of the invention 15 200910356 PSPD-2007-0016 24992twf.d〇c/n, the method of packaging the microcontroller 114 on a single circuit board 112 is flat and pin-free (QFN). However, it must be understood that the present invention also uses a planar array type (LGA), a solder ball array type (BGA), a super-face type plastic particle-bearing S (LQFP), and a square-shaped flat package type (QfH grain type (DIE)). The package method is a direct package (c〇B) or a single row (SIP). The Ding flash memory 116 is also packaged on a single circuit board 1丨2 and coupled to the microcontroller 114. The flash memory H6 is used to store the data to be written by the host system. In this embodiment, the flash memory 116 is a slc (Single Level Cell) and (NAND) flash memory, but it must be understood that In another embodiment of the present invention, the flash memory 116 may be an MLC (Multi Level Cell) reverse (NAND) flash memory. In addition, in the embodiment of the present invention, the flash memory 116 is packaged in a single circuit. The method of the board 112 is a four-sided flat pinless type (QFN), but it must be understood that the present invention can also use a planar array s (LGA), a solder ball array (BGA), an ultra-thin planar plastic particle-loaded type ( LQFp), square flat package (QFP), die (DIE), wafer direct package (c〇B) or A package method such as a pin-in package (SIP). The PCI Express connection interface 118 is also packaged on a single circuit board 112 and is connected to the micro-control 114' for transmitting data. Specifically, the flash memory chip 106-1 According to the specification of the PCI Express connection interface 118 (as shown in FIG. 5), at least the PERST#, REFCLK+, R£rcLK:_, PETpO, PETnO, PERP〇, PERnO, Power, Ground, and the like are included. In this embodiment, 'When the system host wants to write data to the flash array storage 16
200910356 PSPD-2007-0016 24992twf.doc/n f系統100時,則快閃陣列控制器102會接收系統主機的 指令丄並謂所寫人的㈣分割為多個部分,並且平均分 配傳运至少-個快閃餚存晶片廳]至1G6_n。而接收到此 分割資料的快閃儲存晶片觸]至lG6-n的微控制器114 會透過PCI Express連接介面118與ρα Εχρ·介面124 接收資料並且透過'_記憶體介面122儲存至快閃記憶體 116。 /在本實施例中,系統主機欲讀取儲存在快閃陣列儲存 系統100的資料時,則快閃陣列控制器1〇2會依照系統主 機的指令搜尋其欲讀取的資料,並且儲存此資料的至少一 個快閃儲存晶片106_1至1〇6-n的微控制器114會透過快 閃記憶體介面122讀取儲存在快閃記憶體116中的此資 料’並且透過PCI Express介面124轉換與pCI Express連 接”面118傳送此資料。也就是說’透過pCI Express連接 介面接收的資料會透過快閃記憶體介面轉換為快閃記憶體 所接雙的格式,而從快閃記憶體讀取的資料會透過pc】 Express介面轉換為PCI Express連接介面所接受的格式。 在本發明實施例中’快閃儲存晶片106-1至i〇6-n是 封裝為單一晶片’因此可使整體快閃陣列儲存系統100的 體積縮小,以適用於小型電腦系統。再者,在本實施例中, 快閃儲存晶片106-1至106-n的對外傳輸介面是使用高速 PCI Express介面,其傳輸速率於1 Lane單通道(PCIe xl) 時尚達250MB/S。基此’在本實施例中,可有效提升陣列 儲存系統的資料傳輸速度。 17 200910356 PSFD-2UU/-UU16 24992twf.doc/n [弟二實施例] 圖3是根據本發明第二實施例繪示快閃陣列儲存系統 的方塊圖。 請參照圖3,快閃陣列儲存系統300包括—快閃陣列 驅動程式302與多個快閃儲存晶片306-1至3〇6-n。 快閃陣列驅動程式302是由系統主機來執行,並且用 以控制在快閃陣列儲存系統3 00中資料寫入的分配與讀取 資料的搜索。具體來說,快閃陣列驅動程式3〇2會^ =個 快閃儲存晶片306-1至306-n在邏輯上視為連續的儲存媒 體,並且接收系統主機(未繪示)的指令來對快閃儲存曰 至306-n進行資料的儲存與讀取。當系統主機;; 時,則快閃陣列驅動程式搬會指派哪幾個 遍]至3G6_n來寫人資料,而當系統主機指令 至ΪΓ。’則搜索儲存欲讀取的資料的快_存晶片306-ι 接至晶片306-1至30“是以陣列型式排列且耦 接至糸社機,並制·存料〗且耦 至具有相同的結構,因此广二,存晶片_ 為例進行說明。 下將讀閃儲存晶片 圖4是繪示圖3所示快閃儲存晶 請參照圖4’快閃儲存晶片 :二:=。 312、—微控制器314、至少—個 ^早—電路板200910356 PSPD-2007-0016 24992twf.doc/nf system 100, then the flash array controller 102 will receive the command of the system host and divide the written person into four parts, and distribute the distribution at least one Flash food store in the wafer hall] to 1G6_n. The flash memory chip 114 that receives the split data touches the lG6-n and receives the data through the PCI Express connection interface 118 and the ρα Εχρ interface 124 and stores it to the flash memory through the '_memory interface 122. Body 116. In this embodiment, when the system host wants to read the data stored in the flash array storage system 100, the flash array controller 1〇2 searches for the data to be read according to the instruction of the system host, and stores the data. The at least one flash memory chip 106_1 to 1〇6-n of the data store 114 reads the data stored in the flash memory 116 through the flash memory interface 122 and converts it through the PCI Express interface 124. The pCI Express connection side 118 transmits this data. That is to say, the data received through the pCI Express connection interface is converted to the format of the flash memory by the flash memory interface, and is read from the flash memory. The data is converted to the format accepted by the PCI Express connection interface through the pc] Express interface. In the embodiment of the present invention, the 'flash memory chips 106-1 to i〇6-n are packaged as a single chip' so that the overall flash can be made The array storage system 100 is reduced in size for use in a small computer system. Further, in this embodiment, the external transfer interface of the flash storage chips 106-1 to 106-n uses a high speed PCI Express interface. Its transmission rate is 1MB single channel (PCIe xl) fashion up to 250MB / S. Based on this, in this embodiment, the data transmission speed of the array storage system can be effectively improved. 17 200910356 PSFD-2UU/-UU16 24992twf.doc /n [Different Embodiments] Figure 3 is a block diagram showing a flash array storage system according to a second embodiment of the present invention. Referring to Figure 3, the flash array storage system 300 includes a flash array driver 302 and more. Flash flash memory chips 306-1 to 3〇6-n. The flash array driver 302 is executed by the system host and is used to control the allocation and reading of data in the flash array storage system 300. Specifically, the flash array driver 3〇2 will be a flash storage chip 306-1 to 306-n logically regarded as a continuous storage medium and received by the system host (not shown). The instruction is to store and read the data to the flash storage port 306-n. When the system host;;, then the flash array driver moves to specify which times] to 3G6_n to write the person data, and when the system Host command to ΪΓ. 'Search for the data to be read The fast_storage wafer 306-ι is connected to the wafers 306-1 to 30" "arranged in an array pattern and coupled to the 糸 机 machine, and is stored and stored" and coupled to have the same structure, so the DRAM is stored. Give an example for explanation. FIG. 4 is a view showing the flash memory crystal shown in FIG. 3. Referring to FIG. 4' flash memory wafer: 2:=. 312, - microcontroller 314, at least - early ^ circuit board
Express連接介面318。 、。己丨思體316與一Pci 早-電路板312是用以將快閃儲存晶片 306-1 的所有 18 200910356 PSPD-2007-0016 24992twf.doc/n 元件封裝在一起的基板。 微控制器314是封裝在單一電路板312上。微控制器 314用以控制快閃儲存晶片3064的整體運作。微控制器 314具有决閃5己思體介面322、一 PCI Express介面324 與一虛擬IDE模組326。快閃記憶體介面322是用以存取 快閃記憶體316的介面。而PCIExpress介面324是用以將 資料轉換為PCI Express連接介面318所能接受的格式,以 透過PCI Express連接介面318來傳輪。虛擬IDE模組326 具有用以接收IDE指令的一 ide主控端326a與用以執行 IDE私γ的一 Π)Ε裝置端326b。在本發明中,虛擬IDe 模組326是以可由微控制器314執行的韌體程式來實作。 此外,微控制器314還包括快閃管理模組328,其用以 行快閃記憶體區塊管S (例>執行+均磨損 l:velmg)、壞區塊管理、維護對映表(m—ingtabie))、 貧料錯誤校正(error CGrrecting)、電源管理等功能。 在本發明實施例中,將微控制器314封裝於單一 板312上的方法為四邊扇平無接腳式(qfn)。但 解的是本發明亦可制平面_式(LGA)、錫球7 (崎)、超薄平面型歸粒承载式(LQFp)、方塊^ 3,_)'_式咖)、晶片直接封裝式(咖) 或早排腳封裝式(SIP)等封裝法。 ) 快閃記㈣ 控制器3M。快閃記憶體316用以儲存主機*** 奴儲存的貧料。在本實施中,快閃記憶體316是一处 19 200910356 PSPD-2007-UUi6 24992twf.doc/n (Single Level Cell)反及(NAND)快閃記憶體。但必須瞭 解的是在本發明另一實施例中,快閃記憶體316可以是 MLC (Multi Level Cell)反及(NAND)快閃記憶體。另外, 在本發明實施例中,將快閃記憶體316封裝於單一電路板 312的方法為四邊扁平無接腳式(qfn)。但必須瞭解的 是本發明亦可使用平面陣列式(LGA)、錫球陣列式 (BGA)、超薄平面型塑膠粒承載式(LQFP)、方塊形扁 平封裝式(QFP)、晶粒式(Dffi)、晶片直接封裝式(C〇B) 或單排腳封裝式(SIP)等封裝法。 PCI Express連接介面318亦是封裝在單一電路板312 上並且耦接至微控制器314,其用以傳輸資料。具體來說, 快閃儲存晶片306-1會依據PCI Express連接介面318的規 格(如圖5所示)至少包括PERST#、REFCLK+、REFCLK-、 PETpO、PETnO、PERpO、PERnO、Power、Ground 等腳位。 在本實施例中,當將快閃陣列儲存系統3〇0運作時, 系統主機會執行快閃陣列驅動程式3〇2,並且微控制器314 6 σ知糸統主機快閃儲存晶片306-1至306-n為IDE儲存 裝置。 基此,當系統主機欲讀取儲存在快閃陣列儲存系統 300申的資料時,則快閃陣列驅動程式3〇2會依照系統主 機的讀取指令,例如IDE指令,搜尋其欲讀取的資料,並 且將此IDE指令傳送至儲存此資料的至少一個快閃儲存晶 片306-1至306_n。之後’儲存此資料的快閃儲存晶片3064 至306-n的虛擬IDE模組326會執行此IDE指令,而儲存 20 200910356 PSPD-2007-ϋϋ 16 24992twf. doc/n 此資料的快閃儲存晶片306-1至306-n的微控制器314會 依此指令透過快閃記憶體介面322讀取在快閃記憶體316 中欲讀取的資料,並且儲存在快閃記憶體316中的資料會 由PCI Express介面324轉換為PCI Express連接介面318 所能接收的格式來傳送至系統主機。 此外’當系統主機欲寫入資料至快閃陣列儲存系統 3〇〇時,則快閃陣列驅動程式302會接收到系統主機的寫 f 入指令,例如1〇£指令,並且將所寫入的資料分割為多個 部分,並且將分割的資料與IDE指令一起傳送給至少一個 快閃儲存晶片306-1至306-n。之後,接收到指令與資料的 快閃儲存晶片306-1至306-n的虛擬Π)Ε模組326會執行 此IDE指令’並且欲寫入的資料會由快閃記憶體介面η〗 轉換為快閃記憶體316所能接收的格式來寫入至快閃記憶 體 316。 在本發明實施例中’例如,IDE指令相容於ΑΤΑ規 格。 、 、 I- 在本發明另一實施例中,IDE指令例如相容於序列 ΑΤΑ規格。 在本實施例中,快閃儲存晶片306-1至306-n是封裝 為單一晶片,因此可使整體快閃陣列儲存系統3〇〇的體積 縮小’以適用於小型電腦系統。此外,在本實施例中,快 閃儲存晶片306-1至306-n的對外傳輪介面是使用ρα Express介面,其傳輸速率於1 Lane單通道(pcie xl)時高 達250MB/S。基此,在本實施例中,可有效提升陣列儲存 21 200910356 PSPD-2007-U016 24992twf.doc/n 系統的資料傳輸速度。特別是,在本實施例中,微控制哭 具有虛擬IDE介面模組,因此可使系統主機存取資料時可 達到PCI Express介面的速度,同時亦擁用有相容於 的特性。基此,可不改變主機系統的環境介面下,使用pd Express介面傳輸資料。 (Express connection interface 318. ,. The 316 and PCI early-circuit boards 312 are substrates used to package all of the 18 200910356 PSPD-2007-0016 24992 twf.doc/n components of the flash memory die 306-1. Microcontroller 314 is packaged on a single circuit board 312. Microcontroller 314 is used to control the overall operation of flash memory die 3064. The microcontroller 314 has a flashback interface 322, a PCI Express interface 324 and a virtual IDE module 326. The flash memory interface 322 is an interface for accessing the flash memory 316. The PCI Express interface 324 is used to convert data into a format acceptable to the PCI Express interface 318 for transport through the PCI Express interface 318. The virtual IDE module 326 has an ide master 326a for receiving IDE commands and a device 326b for executing IDE gamma. In the present invention, virtual IDe module 326 is implemented as a firmware program executable by microcontroller 314. In addition, the microcontroller 314 further includes a flash management module 328 for flashing the memory block pipe S (for example, performing + both wear l: velmg), bad block management, and maintaining the mapping table ( M—ingtabie)), error CGrrecting, power management and other functions. In the embodiment of the present invention, the method of packaging the microcontroller 314 on the single board 312 is a four-sided fanless pinless type (qfn). However, the solution is that the invention can also be used to produce a planar type (LGA), a solder ball 7 (saki), an ultra-thin planar type of granulated load-bearing type (LQFp), a square ^ 3, _) '-type coffee, and a direct wafer package. Encapsulation methods such as (coffee) or early-package (SIP). ) Flash (4) Controller 3M. The flash memory 316 is used to store the poor materials stored in the host system slave. In the present embodiment, the flash memory 316 is a 19 200910356 PSPD-2007-UUi6 24992twf.doc/n (Single Level Cell) reverse (NAND) flash memory. However, it must be understood that in another embodiment of the present invention, the flash memory 316 may be an MLC (Multi Level Cell) reverse (NAND) flash memory. In addition, in the embodiment of the present invention, the method of packaging the flash memory 316 on the single circuit board 312 is a four-sided flat pinless type (qfn). However, it must be understood that the present invention can also use a planar array (LGA), a solder ball array (BGA), an ultra-thin planar plastic particle-loaded (LQFP), a square-shaped flat package (QFP), a grain type ( Dffi), wafer direct package (C〇B) or single row package (SIP) and other packaging methods. The PCI Express interface 318 is also packaged on a single circuit board 312 and coupled to a microcontroller 314 for transmitting data. Specifically, the flash memory chip 306-1 may include at least the PERST#, REFCLK+, REFCLK-, PETpO, PETnO, PERpO, PERnO, Power, Ground, etc. according to the specifications of the PCI Express connection interface 318 (as shown in FIG. 5). Bit. In this embodiment, when the flash array storage system 3 〇 0 is operated, the system host executes the flash array driver 3 〇 2, and the microcontroller 314 6 糸 knows the 主机 host flash storage chip 306-1 To 306-n is an IDE storage device. Therefore, when the system host wants to read the data stored in the flash array storage system 300, the flash array driver 3〇2 searches for the information to be read according to the system host's read command, such as an IDE command. The data is transmitted to the at least one flash storage chip 306-1 to 306_n storing the material. The virtual IDE module 326 of the flash memory chips 3064 to 306-n storing the data will then execute the IDE command and store 20 200910356 PSPD-2007-ϋϋ 16 24992twf. doc/n the flash memory chip 306 of this material. The microcontroller 314 of -1 to 306-n reads the data to be read in the flash memory 316 through the flash memory interface 322 according to the instruction, and the data stored in the flash memory 316 is The PCI Express interface 324 is converted to the format that the PCI Express interface 318 can receive for transmission to the system host. In addition, when the system host wants to write data to the flash array storage system 3, the flash array driver 302 receives the write command of the system host, for example, a command, and will write the The data is divided into a plurality of sections and the segmented material is transmitted with the IDE instructions to at least one of the flash storage wafers 306-1 through 306-n. Thereafter, the virtual flash memory of the flash memory chips 306-1 to 306-n that receives the command and data will execute the IDE command 'and the data to be written will be converted from the flash memory interface η to The format that the flash memory 316 can receive is written to the flash memory 316. In the embodiment of the present invention, for example, the IDE instruction is compatible with the ΑΤΑ specification. I, In another embodiment of the invention, the IDE instructions are, for example, compatible with the sequence specification. In the present embodiment, the flash memory wafers 306-1 through 306-n are packaged as a single wafer, thereby reducing the overall flash array storage system 3' size for use in small computer systems. Further, in the present embodiment, the external transfer interface of the flash memory chips 306-1 to 306-n uses the ρα Express interface, and the transfer rate is as high as 250 MB/s at 1 Lane single channel (pcie xl). Therefore, in this embodiment, the data transmission speed of the array storage 21 200910356 PSPD-2007-U016 24992twf.doc/n system can be effectively improved. In particular, in this embodiment, the micro-control cry has a virtual IDE interface module, so that the system host can access the data to achieve the PCI Express interface speed, and also has compatible features. Based on this, the data can be transmitted using the pd Express interface without changing the environment of the host system. (
值得-提的是,當本發明第一與第二實施例中所使用 的快閃儲存晶片是由多個快閃記憶體來封裝時,此些 記憶體可以平行方式電性連接至微控繼(如圖6所示、 =是J據本發㈣—實_料朗料晶片的詳 Ϊ,在:不圖6,由於圖6的組件是相同於圖2所 106-1,具有兩個快閃同的是’快閃儲存晶片 體116a與ll6b是以平y二,、116b。並且,快閃記憶 由此’透過平行處裡方式可微控制器m ’ 亦可應用於圖4中。 速貧料的傳輸。類似的概念 在本發明上述實施中雖 的快閃陣列儲存系統來實了疋以/、有夕個快閃儲存晶片 本發明所述之快閃儲存晶 然而,必須瞭解的是,由於 此快閃儲存晶片亦可單^ 曰具有完整的儲存裝置架構,因 閃儲存晶片可直接镶私在為装·置的儲存設備。例如,快 備,例如取代硬碟機以I,機板上,作為電腦的儲存設 晶片也可應用於嵌入式系電鵰的體積。或者,快閃儲存 衛星定位系統、機上各d 例如手機、個人數位助理、 由此可得此類裝置更為_eH〇P-B〇x)或嵌入式伺服器等’ …至、薄輿小巧。 22 200910356 PSPD-2007-0016 24992twf, doc/n 使整體快辦顺㈣統的體_小,^翻於小 此外,快閃儲存晶片的對外傳輪介面是使用高邊 邊組件互連介面,可有效提升_儲存系統的資料傳= ,。再者,本發明亦具有虛擬整合式縣好介面模电,、 因此可I魏主機存取㈣時可達料 互遠人 面的速度,同時亦制有整合式驅動電子介面的 雖然本發明已以較佳實施例揭露如上,铁豆 限定本發明’任何所屬技術職巾具有知縣 = 脫離本發明之精神和範圍内,當可作些許之更不 =本發明之賴制當視後社申請專利範_界定者 【圖式簡單說明】It is worth mentioning that when the flash memory chips used in the first and second embodiments of the present invention are packaged by a plurality of flash memories, the memories can be electrically connected to the micro-control in a parallel manner. (As shown in Figure 6, = is J according to the hair (four) - the actual material of the material of the wafer, in: not Figure 6, because the components of Figure 6 is the same as the 106-1 of Figure 2, with two fast The same is true that the 'flash memory cell bodies 116a and ll6b are flat y ii, 116b. Moreover, the flash memory can be applied to the micro-controller m ' in a parallel manner. FIG. 4 can also be applied. Transmission of poor materials. A similar concept in the above-described implementation of the present invention, although the flash array storage system is implemented as a flash memory chip of the present invention, however, it must be understood that Since the flash memory chip can also have a complete storage device architecture, the flash memory chip can be directly embedded in the storage device for loading and unloading. For example, fast standby, for example, replacing the hard disk drive with I, the machine On the board, the storage chip as a computer can also be applied to the volume of the embedded electric carving. Quick flash storage Satellite positioning system, on-board d such as mobile phones, personal digital assistants, and thus such devices are more _eH〇P-B〇x) or embedded servers, etc., to be thin and compact. 22 200910356 PSPD-2007-0016 24992twf, doc/n makes the overall fast-running (four) system body _ small, ^ turn small in addition, the flash memory chip's external transfer interface is using the high-edge component interconnection interface, Effectively improve the data transfer of the storage system = , . Furthermore, the present invention also has a virtual integrated county interface mode power, so that the access speed of the device can be reached when the host access is (4), and the integrated drive electronic interface is also provided. The invention is disclosed in the preferred embodiment as described above, and the present invention is in accordance with the invention. Any technical job towel having the knowledge of the present invention is within the spirit and scope of the present invention, and when it is possible to make a little more than the present invention, the invention is patented. Fan_Definator [Simple description]
L 的方^是根據本發明第—實施滑示快_存陣列系統 圖2是繪示圖!所示快閃儲存晶片的詳細 的方Z是根據本發㈣二實施_邱_附特系統 圖4是繪示圖3所示快閃儲存晶#的詳細 圖5是繪示PCI Express的腳位標準規柊 回 細方=是根據本發明另一實施例緣示快閃儲存晶片的詳 23 200910356 PSPD-2007-0016 24992twf.doc/n 【主要元件符號說明】 100 :快閃陣列儲存系統 102 :快閃陣列控制器 104 :資料傳輸介面 106-1、106-2、106-3、106-n :快閃儲存晶片 112 :單一電路板 114 :微控制器 f 116、116a、116b :快閃記憶體 118 : PCI Express 連接介面 122 :快閃記憶體介面 124 : PCI Express 介面 126 :快閃管理模組 300 :快閃陣列儲存系統 302 :快閃陣列驅動程式 306-1、306-2、306-3、306-n :快閃儲存晶片 312 :單一電路板 Ο 314:微控制器 316 :快閃記憶體 318 : PCI Express 連接介面 322 :快閃記憶體介面 324 : PCI Express 介面 326 : IDE 模組 326a : IDE主控端 326b : IDE裝置端 328 :快閃管理模組 24The square of L is the first embodiment of the invention according to the present invention. Figure 2 is a diagram! The detailed square Z of the flash memory storage chip is implemented according to the present invention. The system is shown in detail in FIG. 3. FIG. 4 is a detailed view of the flash memory crystal shown in FIG. 3. FIG. 5 is a diagram showing the PCI Express pin. The standard specification is a detailed description of the flash memory chip according to another embodiment of the present invention. 200910356 PSPD-2007-0016 24992twf.doc/n [Main component symbol description] 100: Flash array storage system 102: Flash Array Controller 104: Data Transfer Interface 106-1, 106-2, 106-3, 106-n: Flash Storage Chip 112: Single Board 114: Microcontroller f 116, 116a, 116b: Flash Memory Body 118: PCI Express Connection Interface 122: Flash Memory Interface 124: PCI Express Interface 126: Flash Management Module 300: Flash Array Storage System 302: Flash Array Drivers 306-1, 306-2, 306- 3, 306-n: flash memory chip 312: single board Ο 314: microcontroller 316: flash memory 318: PCI Express connection interface 322: flash memory interface 324: PCI Express interface 326: IDE module 326a: IDE host 326b: IDE device 328: flash management module 24
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096132488A TWI349284B (en) | 2007-08-31 | 2007-08-31 | Flash storeage chip and flash array storage system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096132488A TWI349284B (en) | 2007-08-31 | 2007-08-31 | Flash storeage chip and flash array storage system |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200910356A true TW200910356A (en) | 2009-03-01 |
TWI349284B TWI349284B (en) | 2011-09-21 |
Family
ID=44724353
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096132488A TWI349284B (en) | 2007-08-31 | 2007-08-31 | Flash storeage chip and flash array storage system |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI349284B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI423035B (en) * | 2009-09-16 | 2014-01-11 | Waltop Int Corp | Multi-chip storage device and substrate thereof |
TWI818370B (en) * | 2021-11-23 | 2023-10-11 | 大陸商合肥兆芯電子有限公司 | Data storing allocation method, memory storage apparatus and memory control circuit unit |
-
2007
- 2007-08-31 TW TW096132488A patent/TWI349284B/en active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI423035B (en) * | 2009-09-16 | 2014-01-11 | Waltop Int Corp | Multi-chip storage device and substrate thereof |
TWI818370B (en) * | 2021-11-23 | 2023-10-11 | 大陸商合肥兆芯電子有限公司 | Data storing allocation method, memory storage apparatus and memory control circuit unit |
US11822798B2 (en) | 2021-11-23 | 2023-11-21 | Hefei Core Storage Electronic Limited | Data storing allocation method, memory storage apparatus and memory control circuit unit |
Also Published As
Publication number | Publication date |
---|---|
TWI349284B (en) | 2011-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7822912B2 (en) | Flash storage chip and flash array storage system | |
US9009393B1 (en) | Hybrid solid-state disk (SSD)/hard disk drive (HDD) architectures | |
US20150317080A1 (en) | Apparatus including memory system controllers and related methods | |
US20160162416A1 (en) | Apparatus and Method for Reducing Latency Between Host and a Storage Device | |
US20140237171A1 (en) | Solid-state disk with wireless functionality | |
CN107039059B (en) | Memory package, memory module including the same, and memory package operation method | |
US10691338B2 (en) | Data storage device and data processing system including same | |
US20200050374A1 (en) | Data storage devices, having scale-out devices to map and control groups on non-volatile memory devices | |
CN104681077B (en) | A kind of MRAM-NAND controllers and patch type solid state disk | |
KR20150031400A (en) | Semiconductor device including application processor connecting with high bandwidth memeory and low bandwidth memory, and method for channel interleaving thereof | |
JP2015536496A (en) | Flash memory controller with multimode pinout | |
KR102365312B1 (en) | Storage controller, computational storage device, and operation method of computational storage device | |
US20100218064A1 (en) | Semiconductor memory device incorporating controller | |
US20240220163A1 (en) | Truth table extension for stacked memory systems | |
US20230229357A1 (en) | Storage controller, computational storage device, and operational method of computational storage device | |
US10503406B2 (en) | Data storage device and data processing system having the same | |
US10416886B2 (en) | Data storage device that reassigns commands assigned to scale-out storage devices and data processing system having the same | |
US20210232512A1 (en) | Hybrid Storage Device and Access Method | |
US10331366B2 (en) | Method of operating data storage device and method of operating system including the same | |
TW200910356A (en) | Flash storeage chip and flash array storage system | |
CN101388238A (en) | Flash storage chip an flash array storage system | |
US20230297520A1 (en) | Compute express link memory and storage module | |
US11908812B2 (en) | Multi-die memory device with peak current reduction | |
US20240055395A1 (en) | Semiconductor package including buffer chip bonded to memory dies using wires | |
TW202401267A (en) | Memory controller and semiconductor memory device including the same |