TW200727419A - Leadframe and chip package applying the same - Google Patents

Leadframe and chip package applying the same

Info

Publication number
TW200727419A
TW200727419A TW095100052A TW95100052A TW200727419A TW 200727419 A TW200727419 A TW 200727419A TW 095100052 A TW095100052 A TW 095100052A TW 95100052 A TW95100052 A TW 95100052A TW 200727419 A TW200727419 A TW 200727419A
Authority
TW
Taiwan
Prior art keywords
leadframe
same
chip package
package applying
leads
Prior art date
Application number
TW095100052A
Other languages
Chinese (zh)
Other versions
TWI290756B (en
Inventor
Kuo-Sheng Chung
Hui-Chin Fang
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW095100052A priority Critical patent/TWI290756B/en
Publication of TW200727419A publication Critical patent/TW200727419A/en
Application granted granted Critical
Publication of TWI290756B publication Critical patent/TWI290756B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

A leadframe including multiple leadframe assemblies is provided, wherein each leadframe assembly includes multiple leadframe units. Each leadframe unit includes a chip holder, multiple leads, and a molding gate. The leads are disposed around the chip holder, and the molding gates of the leadframe units in each leadframe assembly are centralized.
TW095100052A 2006-01-02 2006-01-02 Leadframe and chip package applying the same TWI290756B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095100052A TWI290756B (en) 2006-01-02 2006-01-02 Leadframe and chip package applying the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095100052A TWI290756B (en) 2006-01-02 2006-01-02 Leadframe and chip package applying the same

Publications (2)

Publication Number Publication Date
TW200727419A true TW200727419A (en) 2007-07-16
TWI290756B TWI290756B (en) 2007-12-01

Family

ID=39327578

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095100052A TWI290756B (en) 2006-01-02 2006-01-02 Leadframe and chip package applying the same

Country Status (1)

Country Link
TW (1) TWI290756B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI663662B (en) * 2016-02-12 2019-06-21 日商第一精工股份有限公司 Resin sealing mold and method for manufacturing resin molded part of electronic component

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI663662B (en) * 2016-02-12 2019-06-21 日商第一精工股份有限公司 Resin sealing mold and method for manufacturing resin molded part of electronic component

Also Published As

Publication number Publication date
TWI290756B (en) 2007-12-01

Similar Documents

Publication Publication Date Title
TWI341005B (en) Semiconductor die and package structure
GB2444681A (en) Multigate device with recessed strain regions
ITBO20060214A1 (en) METHOD FOR THE PRODUCTION OF OVERHEAD MATERIAL AND PACKAGE EQUIPPED WITH MATERIALS SO PRODUCED.
EP2020686A4 (en) Oxide semiconductor, thin film transistor, and their production methods
DE60336492D1 (en) MANUFACTURING METHOD FOR MOSFET COMPONENTS WITH DOUBLE AND TRIPLE GATE
EP2061080A4 (en) Semiconductor device, lead frame product used in the semiconductor device, and method for manufacturing the semiconductor device
TW200742029A (en) Multichip package system
EP2033776A4 (en) Laminated tape, package, and process for producing laminated tape
SG152986A1 (en) Integrated circuit package system with shield
TW200717728A (en) Semiconductor package
EP2200074A4 (en) Method for producing semiconductor chip with adhesive film, adhesive film for semiconductor used in the method, and method for producing semiconductor device
BR0200134B1 (en) improvement introduced in a gate valve.
TWI339882B (en) Semiconductor package having embedded passive elements and method for manufacturing the same
EP2164098A4 (en) Semiconductor package and method for manufacturing the same
SG149725A1 (en) Thin semiconductor die packages and associated systems and methods
SG151205A1 (en) Integrated circuit packaging system with base structure device
SG148928A1 (en) Integrated circuit package in package system with adhesiveless package attach
SG149724A1 (en) Semicoductor dies with recesses, associated leadframes, and associated systems and methods
MY160373A (en) Bonding structure and method
SG122966A1 (en) Integrated curcuit package system with leadframe substrate
SG144147A1 (en) Semiconductor package system with substrate heat sink
EP2314436A4 (en) Method for manufacturing micro-channel chip, die for molding micro-channel chip, and micro-channel chip
TWI351108B (en) Semiconductor device having recess channel structure and method for manufacturing the same
SG111194A1 (en) Method for fabricating semiconductor packages, and leadframe assemblies for the fabrication thereof
DE602005017681D1 (en) Injection molding machine and centering process for the injection molding machine

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees