TW200701641A - Pre-buffer level shifter and output buffer apparatus - Google Patents
Pre-buffer level shifter and output buffer apparatusInfo
- Publication number
- TW200701641A TW200701641A TW094120383A TW94120383A TW200701641A TW 200701641 A TW200701641 A TW 200701641A TW 094120383 A TW094120383 A TW 094120383A TW 94120383 A TW94120383 A TW 94120383A TW 200701641 A TW200701641 A TW 200701641A
- Authority
- TW
- Taiwan
- Prior art keywords
- buffer
- level shifter
- current
- clamping circuit
- output
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
A pre-buffer level shifter and an output buffer apparatus are provided. The pre-buffer level shifter includes a switch-able current source, a current mirror, a buffer unit, a first and a second clamping circuit. The switch-able current source determines to provide a current to one of a first and a second current terminal of the current mirror according to a first data signal at a control terminal of the switch-able current source. The first clamping circuit and the buffer unit couple to the second current terminal of the current mirror. The second clamping circuit couples to an output terminal of the buffer unit. In the pre-buffer level shifter comprising thin oxide MOS transistor devices, the present invention can control the voltage swing of signal driving an output buffer within a suitable voltage range by using the clamping circuit. Thus, the pre-buffer level shifter can drive the output buffer made up of thin oxide MOS transistor devices correctly, and increase the operating speed and ensure the reliability thereof.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94120383A TWI271034B (en) | 2005-06-20 | 2005-06-20 | Pre-buffer level shifter and output buffer apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94120383A TWI271034B (en) | 2005-06-20 | 2005-06-20 | Pre-buffer level shifter and output buffer apparatus |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200701641A true TW200701641A (en) | 2007-01-01 |
TWI271034B TWI271034B (en) | 2007-01-11 |
Family
ID=38430344
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94120383A TWI271034B (en) | 2005-06-20 | 2005-06-20 | Pre-buffer level shifter and output buffer apparatus |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI271034B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487687B2 (en) | 2010-01-27 | 2013-07-16 | Novatek Microelectronics Corp. | Output buffer circuit and method for avoiding voltage overshoot |
TWI578707B (en) * | 2016-04-15 | 2017-04-11 | 台灣類比科技股份有限公司 | Voltage level shifter circuit |
TWI711275B (en) * | 2018-02-12 | 2020-11-21 | 美商半導體組件工業公司 | A level-shifting circuit configured to limit leakage current and method for operating circuits |
-
2005
- 2005-06-20 TW TW94120383A patent/TWI271034B/en not_active IP Right Cessation
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487687B2 (en) | 2010-01-27 | 2013-07-16 | Novatek Microelectronics Corp. | Output buffer circuit and method for avoiding voltage overshoot |
USRE47743E1 (en) | 2010-01-27 | 2019-11-26 | Novatek Microelectronics Corp. | Output buffer circuit and method for avoiding voltage overshoot |
TWI578707B (en) * | 2016-04-15 | 2017-04-11 | 台灣類比科技股份有限公司 | Voltage level shifter circuit |
TWI711275B (en) * | 2018-02-12 | 2020-11-21 | 美商半導體組件工業公司 | A level-shifting circuit configured to limit leakage current and method for operating circuits |
US11025238B2 (en) | 2018-02-12 | 2021-06-01 | Semiconductor Components Industries, Llc | Level-shifting circuit configured to limit leakage current |
Also Published As
Publication number | Publication date |
---|---|
TWI271034B (en) | 2007-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6897696B2 (en) | Duty-cycle adjustable buffer and method and method for operating same | |
EP1885066A3 (en) | Driver circuits for integrated circuit devices that are operable to reduce gate induced drain leakage (GIDL) current in a transistor and methods of operating the same | |
TW200707648A (en) | A semiconductor integrated circuit device | |
JP2006058770A5 (en) | ||
JP5215415B2 (en) | Level shifting circuit and method | |
WO2006060519A3 (en) | Circuits including switches for electronic devices and methods of using the electronic devices | |
TW200603044A (en) | Scanning line driving circuit, display device and electronic apparatus | |
US7868659B2 (en) | I/O buffer with twice the supply voltage tolerance using normal supply voltage devices | |
KR970067335A (en) | Semiconductor output circuit | |
US8220947B2 (en) | Differential driver circuit | |
US7400171B1 (en) | Electronic switch having extended voltage range | |
JP2011511567A5 (en) | ||
JP2012119763A (en) | Semiconductor device | |
JP2003133941A5 (en) | ||
TW200501557A (en) | Low supply voltage and self-biased high speed receiver | |
TW200701641A (en) | Pre-buffer level shifter and output buffer apparatus | |
JP2006323040A (en) | Semiconductor integrated circuit and semiconductor integrated circuit for driving liquid crystal display | |
JP4119062B2 (en) | Termination circuit | |
US20150229300A1 (en) | Receiver circuit | |
JP2006203898A5 (en) | ||
EP2536023B1 (en) | Method and apparatus for biasing rail to rail DMOS amplifier output stage | |
US9620051B2 (en) | Display bridge with support for multiple display interfaces | |
TW200520384A (en) | An output buffer circuit elminating high voltage insulated transistor and level shift circuit, and an interface circuit using the output buffer circuit | |
US7679421B1 (en) | Level shift circuit | |
JP2003032101A (en) | Level shifter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |