TW200636494A - Double data rate serial encoder - Google Patents
Double data rate serial encoderInfo
- Publication number
- TW200636494A TW200636494A TW094141286A TW94141286A TW200636494A TW 200636494 A TW200636494 A TW 200636494A TW 094141286 A TW094141286 A TW 094141286A TW 94141286 A TW94141286 A TW 94141286A TW 200636494 A TW200636494 A TW 200636494A
- Authority
- TW
- Taiwan
- Prior art keywords
- mux
- inputs
- serial encoder
- data rate
- double data
- Prior art date
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
A double data rate serial encoder is provided. The serial encoder comprises a mux having a plurality of inputs, a plurality of latches coupled to the inputs of the mux, an enabler to enable the latches to update their data inputs, and a counter to select one of the plurality of inputs of the mux for output. In another aspect, the mux provides a glitch-less output during input transitions. The mux includes an output selection algorithm optimized based on a priori knowledge of an input selection sequence provided by the counter.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US63085304P | 2004-11-24 | 2004-11-24 | |
US11/285,397 US7315265B2 (en) | 2004-11-24 | 2005-11-23 | Double data rate serial encoder |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200636494A true TW200636494A (en) | 2006-10-16 |
TWI412936B TWI412936B (en) | 2013-10-21 |
Family
ID=49771674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94141286A TWI412936B (en) | 2004-11-24 | 2005-11-24 | Double data rate serial encoder |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI412936B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5418452A (en) * | 1993-03-25 | 1995-05-23 | Fujitsu Limited | Apparatus for testing integrated circuits using time division multiplexing |
JPH11249987A (en) * | 1998-03-05 | 1999-09-17 | Nec Corp | Message processor, its method and storage medium storing message processing control program |
EP1125401B1 (en) * | 1998-10-30 | 2005-06-08 | Broadcom Corporation | Internet gigabit ethernet transmitter architecture |
US6725412B1 (en) * | 2000-08-15 | 2004-04-20 | Dolby Laboratories Licensing Corporation | Low latency data encoder |
US6760772B2 (en) * | 2000-12-15 | 2004-07-06 | Qualcomm, Inc. | Generating and implementing a communication protocol and interface for high data rate signal transfer |
DE10145722A1 (en) * | 2001-09-17 | 2003-04-24 | Infineon Technologies Ag | Concept for secure data communication between electronic components |
-
2005
- 2005-11-24 TW TW94141286A patent/TWI412936B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TWI412936B (en) | 2013-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006058052A3 (en) | Double data rate serial encoder | |
TW200618476A (en) | Flip flop circuit & same with scan function | |
IL144562A0 (en) | Methods and apparatus to support conditional execution in a vliw-based array processor with subword execution | |
WO2006135820A8 (en) | Early hash join | |
TW200745891A (en) | A method for multi-cycle clock gating | |
TW200629239A (en) | Advanced methods for interpolation and parameter signalling | |
TW200609840A (en) | Synchronous pipeline with normally transparent pipeline stages | |
RU2009108263A (en) | SERIAL CODER WITH DOUBLE DATA TRANSMISSION SPEED AND SMALL DEFAULT OUTPUT | |
TW200707917A (en) | Phonetic input using a keypad | |
GB2465729A (en) | Key input interface method | |
TW200746017A (en) | Data driver and organic light emitting display using the same | |
WO2013015853A3 (en) | Shift register with two-phase non-overlapping clocks | |
EP3537610A3 (en) | Hybrid half/quarter-rate decision feedback equalizer and display including hybrid half/quarter-rate decision feedback equalizer | |
WO2008142750A1 (en) | Calculation unit, processor, and processor architecture | |
Wu et al. | FPGA-accelerated 3rd generation DNA sequencing | |
EP1524611A3 (en) | System and method for providing information to a user | |
TW200601808A (en) | Integrated dialogue system and method thereof | |
TW200618477A (en) | Flip-flop, latch and latching method | |
TW200636494A (en) | Double data rate serial encoder | |
WO2007072051A3 (en) | Data tracking system | |
ITMO20030081A1 (en) | BIOREACTOR, PARTICULARLY FOR BIOARTIFICIAL BODIES. | |
CN102902510B (en) | A kind of finite field inverter | |
TWI256776B (en) | Method and apparatus for calculating cost functions and the interpolation method thereof | |
TW200644407A (en) | Switching amplifier and control method thereof | |
Cheng | Generalization of Mrs. Gerber's lemma |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |