SU965003A1 - Device for synchronization by meassages - Google Patents
Device for synchronization by meassages Download PDFInfo
- Publication number
- SU965003A1 SU965003A1 SU813261332A SU3261332A SU965003A1 SU 965003 A1 SU965003 A1 SU 965003A1 SU 813261332 A SU813261332 A SU 813261332A SU 3261332 A SU3261332 A SU 3261332A SU 965003 A1 SU965003 A1 SU 965003A1
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- synchronization
- meassages
- outputs
- inputs
- reversible counters
- Prior art date
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Description
(54) УСТРОЙСТВО СИНХРОНИЗАЦИИ ПО ПОСЫЛКАМ(54) DEVELOPMENT SYNCHRONIZATION ON THE POSITIONS
Изобретение относитс к технике |синхронной св зи .и может быть использовано в приемных устройствах дл синхронизации по посылкам.The invention relates to a synchronous communication technique. And it can be used in receiving devices for sending synchronization.
Известно устройство синхрониза-. ции по посылкам, содержащее объединенные -по первому входу два перемножител , к вторым входам которых подключены выходы генератора опорных сигналов, а также два реверсивных счетчика, пр мые и обратные выходы которых объединены и подключены к входам блока сравнени , выход которого подключен ко входу генератора опорных сигналов, при этом дополнительные выходь реверсивных счетчиков подключены к входам дешифраторов , выходы которых подключены к управл ющим входам реверсивных счетчиков fl.Known device sync. by the first input, two multipliers, to the second inputs of which are connected the outputs of the reference signal generator, as well as two reversible counters, the forward and reverse outputs of which are combined and connected to the inputs of the comparison unit, the output of which is connected to the input of the reference generator signals, while the additional outputs of the reversible counters are connected to the inputs of the decoders, the outputs of which are connected to the control inputs of the reversible counters fl.
Недостатком известного устройства. &1 етс наличие ложных сдвигов ( в направлени х от синфазного состо ни ) при работе по посылкам произвольной кодовой комбинации, что приводит к снижению точности синхронизации и уменьшению времени вхождени в синхронизм.The disadvantage of the known device. & 1 the presence of spurious shifts (in the directions from the common-mode state) when working on the premises of an arbitrary code combination, which leads to a decrease in the synchronization accuracy and a decrease in the time to synchronization.
Цель изобретени - повышение точности синхронизации и уменьшение времени вхождени в синхронизм.The purpose of the invention is to improve the synchronization accuracy and reduce the time of entry into synchronism.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU813261332A SU965003A1 (en) | 1981-03-16 | 1981-03-16 | Device for synchronization by meassages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU813261332A SU965003A1 (en) | 1981-03-16 | 1981-03-16 | Device for synchronization by meassages |
Publications (1)
Publication Number | Publication Date |
---|---|
SU965003A1 true SU965003A1 (en) | 1982-10-07 |
Family
ID=20948008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SU813261332A SU965003A1 (en) | 1981-03-16 | 1981-03-16 | Device for synchronization by meassages |
Country Status (1)
Country | Link |
---|---|
SU (1) | SU965003A1 (en) |
-
1981
- 1981-03-16 SU SU813261332A patent/SU965003A1/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE93107T1 (en) | METHOD FOR RECEIVING AND CONVERTING HIGH INFORMATION RATE INPUT SIGNALS WITH A SERIAL DATA PATTERN INTO OUTPUT SIGNALS WITH A PARALLEL DATA PATTERN. | |
SU965003A1 (en) | Device for synchronization by meassages | |
SU1396255A1 (en) | Device for shaping relative bipulse signal | |
SU579700A1 (en) | Telemetric system synchronization device | |
SU860334A1 (en) | Cycle synchronization device | |
SU633152A1 (en) | Synchronizing arrangement | |
JPS5434644A (en) | Input/output circiut | |
SU919123A1 (en) | Device for transmitting relative double bipulse signal | |
SU965004A1 (en) | Phase start signal recertion device | |
JPS53114309A (en) | Receiver | |
SU750468A1 (en) | Pulse synchronising device | |
SU886283A1 (en) | Bipulse-to-binary signal converter | |
SU651493A2 (en) | Arrangement for synchronization of m-sequencies with inverse modulation | |
SU788411A1 (en) | Phase correcting device | |
SU471582A1 (en) | Pulse synchronization device | |
JPS537165A (en) | Synchronism detecting circuit of phase control circuit | |
SU1336261A1 (en) | Multichannel communication system | |
SU763940A1 (en) | Tv signal transmitter | |
SU944132A1 (en) | Device for synchronizing multifrequency signals | |
SU567210A1 (en) | Multichannel remote measurement system timer | |
SU661840A1 (en) | Apparatus for receiving discrete signals with erasure | |
SU566386A1 (en) | Delta-modulation signal transmission system | |
SU780217A1 (en) | Device for dynamic monitoring of reception of single-polar code pulses in system with active zero | |
SU869060A1 (en) | Pulse frequency divider | |
SU647876A1 (en) | Synchronizing arrangement |