SU558105A2 - Logging tool - Google Patents
Logging toolInfo
- Publication number
- SU558105A2 SU558105A2 SU2188867A SU2188867A SU558105A2 SU 558105 A2 SU558105 A2 SU 558105A2 SU 2188867 A SU2188867 A SU 2188867A SU 2188867 A SU2188867 A SU 2188867A SU 558105 A2 SU558105 A2 SU 558105A2
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- register
- logging tool
- outputs
- diagram
- adder
- Prior art date
Links
Landscapes
- Complex Calculations (AREA)
Description
де «Конец числа. При этом коды из регистров 2 и И поразр дно через вентили 5 и 6 передаютс на сумматор 13. Образующиес в результате суммировани разр ды следующей промежуточной суммы через вентиль 7 последовательно передаютс в регистр 11. Кажда промежуточна сумма по окочнанию ее вычислени через схему совпадени 10 передаетс на цифровой и аналоговый регистраторы 15 и 16.de "The end of the number. At the same time, codes from registers 2 and I are transferred through gates 5 and 6 to adder 13. The bits resulting from the summation of the next intermediate sum are sequentially transmitted to register 11 via gate 7. Each intermediate sum, through the calculation of its calculation, is transmitted through a coincidence circuit 10 to digital and analog recorders 15 and 16.
Знаковые разр ды 3 и 12 и схемы совпадени 8 и 9 введены дл индикации знака чисел в регистрах 2 и И и образовани по сигналам со схемы управлени 4 соответствующих кодов этих чисел дл их алгебраического суммировани .The sign bits 3 and 12 and the matching schemes 8 and 9 are introduced to indicate the sign of the numbers in registers 2 and I and form, using signals from the control circuit, 4 corresponding codes of these numbers for their algebraic summation.
Диаграмма, записываема аналоговым 16 или цифровым 15 регистраторами, представл ет собой диаграмму ПС, построенную по диаграмме градиента ПС.The chart, recorded by analog 16 or digital 15 recorders, is an PS diagram, constructed from an PS gradient diagram.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU2188867A SU558105A2 (en) | 1975-11-13 | 1975-11-13 | Logging tool |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU2188867A SU558105A2 (en) | 1975-11-13 | 1975-11-13 | Logging tool |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SU837A Addition SU70899A1 (en) | 1945-05-23 | 1945-05-23 | Device for compacting magnetic products |
Publications (1)
Publication Number | Publication Date |
---|---|
SU558105A2 true SU558105A2 (en) | 1977-05-15 |
Family
ID=20637088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SU2188867A SU558105A2 (en) | 1975-11-13 | 1975-11-13 | Logging tool |
Country Status (1)
Country | Link |
---|---|
SU (1) | SU558105A2 (en) |
-
1975
- 1975-11-13 SU SU2188867A patent/SU558105A2/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB926260A (en) | Improved floating point arithmetic circuit | |
ATE136134T1 (en) | DEVICE AND METHOD FOR DETECTING ERROR IN THE RESULT OF AN ARITHMETIC OPERATION | |
SU558105A2 (en) | Logging tool | |
SU593211A1 (en) | Digital computer | |
SU1290299A1 (en) | Arithmetic unit | |
SU429423A1 (en) | ARITHMETIC DEVICE | |
SU857982A1 (en) | Square rooting device | |
SU474027A1 (en) | Device for registering cartographic information | |
SU1275431A1 (en) | Multiplying device | |
SU690477A1 (en) | Digital device for modulo limiting | |
SU568051A1 (en) | Device for raising to the second power | |
SU744568A2 (en) | Parallel accumulator | |
SU588543A1 (en) | Device for adding binary numbers | |
SU970358A1 (en) | Device for squaring | |
SU666642A1 (en) | Decoder | |
SU769520A1 (en) | Information input-output arrangement | |
SU574716A2 (en) | Arithmetic unit | |
SU997034A1 (en) | Device for computing square root from the sum of squares of two numbers | |
SU660056A1 (en) | Digital sign correlometer | |
SU902282A1 (en) | Device for receiving information through two parallel communication channels | |
SU656056A1 (en) | Arrangement for raising to the power | |
SU866561A1 (en) | Device for quick fourier transform | |
SU401994A1 (en) | DEVICE FOR DETERMINATION OF MINORANT BINARY CODES | |
SU547766A1 (en) | Dividing device | |
SU402016A1 (en) | DEVICE FOR SOLVING DIFFERENTIAL AND ALGEBRAIC EQUATIONS SYSTEMS |