SG147285A1 - Dry reactive ion etching - Google Patents

Dry reactive ion etching

Info

Publication number
SG147285A1
SG147285A1 SG200401970-9A SG2004019709A SG147285A1 SG 147285 A1 SG147285 A1 SG 147285A1 SG 2004019709 A SG2004019709 A SG 2004019709A SG 147285 A1 SG147285 A1 SG 147285A1
Authority
SG
Singapore
Prior art keywords
reactive ion
ion etching
dry
film resist
dry reactive
Prior art date
Application number
SG200401970-9A
Inventor
Chong Wai Mun
Kathirgamasundaram Sooriakumar
Poon Lye Yoong
Original Assignee
Sensfab Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sensfab Pte Ltd filed Critical Sensfab Pte Ltd
Priority to SG200401970-9A priority Critical patent/SG147285A1/en
Publication of SG147285A1 publication Critical patent/SG147285A1/en

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

DRY REACTIVE ION ETCHING A method of etching a wafer includes the steps of applying a dry film resist to a surface to be etched, curing the dry film resist, patterning the dry film resist to expose areas of the wafer to be etched, etching the wafer with a dry reactive ion etch and removing the remaining dry film resist.
SG200401970-9A 2004-04-07 2004-04-07 Dry reactive ion etching SG147285A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SG200401970-9A SG147285A1 (en) 2004-04-07 2004-04-07 Dry reactive ion etching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SG200401970-9A SG147285A1 (en) 2004-04-07 2004-04-07 Dry reactive ion etching

Publications (1)

Publication Number Publication Date
SG147285A1 true SG147285A1 (en) 2008-11-28

Family

ID=40032338

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200401970-9A SG147285A1 (en) 2004-04-07 2004-04-07 Dry reactive ion etching

Country Status (1)

Country Link
SG (1) SG147285A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5174857A (en) * 1990-10-29 1992-12-29 Gold Star Co., Ltd. Slope etching process
WO2003007357A1 (en) * 2001-07-10 2003-01-23 Tokyo Electron Limited Dry etching method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5174857A (en) * 1990-10-29 1992-12-29 Gold Star Co., Ltd. Slope etching process
WO2003007357A1 (en) * 2001-07-10 2003-01-23 Tokyo Electron Limited Dry etching method

Similar Documents

Publication Publication Date Title
WO2007123819A3 (en) Method for making lens features
WO2011011139A3 (en) Method and materials for reverse patterning
WO2009099769A3 (en) Double mask self-aligned double patterning technology (sadpt) process
WO2005050700A3 (en) Line edge roughness reduction for trench etch
TW200723447A (en) Partial-via-first dual-damascene process with tri-layer resist approach
MY148830A (en) Method for plasma etching performance enhancement
TW200723440A (en) Method for forming trench using hard mask with high selectivity and isolation method for semiconductor device using the same
WO2005060548A3 (en) Method of preventing damage to porous low-k materials during resist stripping
TW200626482A (en) Method and system for xenon fluoride etching with enhanced efficiency
TW200627545A (en) Amorphous carbon etch stop layer for contact hole etch process
WO2011011142A3 (en) Method and materials for reverse patterning
TW200625407A (en) Method for foring a finely patterned resist
SG147388A1 (en) Etch process with controlled critical dimension shrink
WO2006028858A3 (en) Methods of removing photoresist on substrates
WO2008147756A3 (en) In-situ photoresist strip during plasma etching of active hard mask
WO2009099812A3 (en) Reducing damage to low-k materials during photoresist stripping
WO2010065459A3 (en) Method of etching organosiloxane dielectric material and semiconductor device thereof
WO2010135120A3 (en) Selective self-aligned double patterning of regions in an integrated circuit device
TW200743140A (en) Method for fabricating fine pattern in semiconductor device
WO2006104655A3 (en) Etch with photoresist mask
WO2007001653A3 (en) Reticle alignment technique
WO2001099164A3 (en) Patterning method using a removable inorganic antireflection coating
TW200701396A (en) Method for forming contact hole in semiconductor device
TW200503066A (en) Process for reworking semiconductor patterned photoresist layer
WO2004102277A3 (en) Method providing an improved bi-layer photoresist pattern