SG11201909120PA - Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes - Google Patents

Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes

Info

Publication number
SG11201909120PA
SG11201909120PA SG11201909120PA SG11201909120PA SG 11201909120P A SG11201909120P A SG 11201909120PA SG 11201909120P A SG11201909120P A SG 11201909120PA SG 11201909120P A SG11201909120P A SG 11201909120PA
Authority
SG
Singapore
Prior art keywords
parity check
row
check matrix
ldpc
international
Prior art date
Application number
Inventor
Thomas Richardson
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of SG11201909120PA publication Critical patent/SG11201909120PA/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/114—Shuffled, staggered, layered or turbo decoding schedules
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/618—Shortening and extension of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • H03M13/6393—Rate compatible low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6561—Parallelized implementations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0067—Rate matching
    • H04L1/0068—Rate matching by puncturing
    • H04L1/0069—Puncturing patterns
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

OO O O (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization International Bureau (43) International Publication Date 15 November 2018 (15.11.2018) ill Hu omits I io 10 0101011011011111 OM REHM 011 (10) International Publication Number WO 2018/209035 Al WIPO I PCT (51) International Patent Classification: H03M 13/11 (2006.01) (21) International Application Number: PCT/US2018/031988 (22) International Filing Date: 10 May 2018 (10.05.2018) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 62/505,573 12 May 2017 (12.05.2017) US 15/975,440 09 May 2018 (09.05.2018) US (71) Applicant: QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (72) Inventor: RICHARDSON, Thomas; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (74) Agent: KENT, Preston E. et al.; Patterson & Sheridan, L.L.P., 24 Greenway Plaza, Suite 1600, Houston, Texas 77046-2472 (US). (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (54) Title: CONSTRUCTING PARITY CHECK MATRICES WITH ROW-ORTHOGONALITY FOR RATE COMPATIBLE QC- LDPC CODES 1400 r 1402 RECEIVE SOFT BITS ASSOCIATED TO AN LDPC CODEWORD r 1404 PERFORM LDPC DECODING OF THE SOFT BITS USING A PARITY CHECK MATRIX, WHEREIN: EACH ROW OF THE PARITY CHECK MATRIX CORRESPONDS TO A LIFTED PARITY CHECK OF A LIFTED LDPC CODE, AT LEAST TWO COLUMNS OF THE PARITY CHECK MATRIX CORRESPOND TO PUNCTURED VARIABLE NODES OF THE LIFTED LDPC CODE, AND THE PARITY CHECK MATRIX HAS ROW ORTHOGONALITY BETWEEN EACH PAIR OF CONSECUTIVE ROWS THAT ARE BELOW A ROW TO WHICH THE AT LEAST TWO PUNCTURED VARIABLE NODES ARE BOTH CONNECTED FIG. 14 (57) : Certain aspects of the present disclosure generally relate to methods and apparatus for decoding quasi-cyclic low- density parity check (QC-LDPC) rate-compatible codes, for example, using a parity check matrix comprising first layers according to a high-rate core graph and second layers for HARQ transmission, where the parity check matrix has quasi row-orthogonality or full row-orthogonality within the second layers. An exemplary method for performing low-density parity-check (LDPC) decoding includes receiving soft bits associated to an LDPC codeword and performing LDPC decoding of the soft bits using a parity check matrix, wherein each row of the parity check matrix corresponds to a lifted parity check of a lifted LDPC code, at least two columns of the parity check matrix correspond to punctured variable nodes of the lifted LDPC code, and the parity check matrix has row orthogonality between each pair of consecutive rows that are below a row to which the at least two punctured variable nodes are both connected. [Continued on next page] WO 2018/209035 Al MIDEDIMOMMIDIIMERIHNONIMOIMIOMMOVOIS (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). Published: — with international search report (Art. 21(3))
SG11201909120P 2017-05-12 2018-05-10 Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes SG11201909120PA (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201762505573P 2017-05-12 2017-05-12
US15/975,440 US10680646B2 (en) 2017-05-12 2018-05-09 Row orthogonality in LDPC rate compatible design
PCT/US2018/031988 WO2018209035A1 (en) 2017-05-12 2018-05-10 Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes

Publications (1)

Publication Number Publication Date
SG11201909120PA true SG11201909120PA (en) 2019-11-28

Family

ID=62685080

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201909120P SG11201909120PA (en) 2017-05-12 2018-05-10 Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes

Country Status (9)

Country Link
US (3) US10680646B2 (en)
EP (1) EP3622627A1 (en)
JP (1) JP6828190B2 (en)
KR (1) KR102197173B1 (en)
CN (2) CN110622425B (en)
BR (1) BR112019023301A2 (en)
SG (1) SG11201909120PA (en)
TW (1) TWI725308B (en)
WO (1) WO2018209035A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10680646B2 (en) 2017-05-12 2020-06-09 Qualcomm Incorporated Row orthogonality in LDPC rate compatible design
US10879927B2 (en) * 2017-05-17 2020-12-29 Futurewei Technologies, Inc. Compact low density parity check (LDPC) base graph
CN108988869B (en) * 2017-05-31 2021-07-30 大唐移动通信设备有限公司 Method and device for determining check matrix and computer storage medium
US10312939B2 (en) 2017-06-10 2019-06-04 Qualcomm Incorporated Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code
CN111492586B (en) * 2017-12-15 2022-09-09 华为技术有限公司 Method and device for designing basic matrix of LDPC code with orthogonal rows
WO2019164515A1 (en) * 2018-02-23 2019-08-29 Nokia Technologies Oy Ldpc codes for 3gpp nr ultra-reliable low-latency communications
US10979072B2 (en) * 2019-03-19 2021-04-13 Western Digital Technologies, Inc. Punctured bit estimation and bit error rate estimation
WO2020218629A1 (en) * 2019-04-22 2020-10-29 엘지전자 주식회사 Method for supporting rate-compatible non-binary ldpc code, and wireless terminal using same
KR20210090483A (en) 2020-01-10 2021-07-20 주식회사 엘지에너지솔루션 Porous reduced graphene oxide, manufacturing method thereof, sulfur-carbon composite and lithium secondary battery comprising the same
CN112039536B (en) * 2020-06-12 2023-04-18 中山大学 Adaptive polarization code coding and decoding method based on orthogonal frequency division multiplexing technology
EP4309313A1 (en) * 2021-03-18 2024-01-24 Qualcomm Incorporated Bit replacing for low density parity check encoding

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633865B1 (en) 1999-12-23 2003-10-14 Pmc-Sierra Limited Multithreaded address resolution system
US6633856B2 (en) 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US7000167B2 (en) * 2001-08-01 2006-02-14 International Business Machines Corporation Decoding low density parity check codes
US6961888B2 (en) 2002-08-20 2005-11-01 Flarion Technologies, Inc. Methods and apparatus for encoding LDPC codes
TWI272777B (en) * 2003-08-08 2007-02-01 Intel Corp Method and apparatus for varying lengths of low density parity check codewords
KR100981500B1 (en) * 2006-02-07 2010-09-10 삼성전자주식회사 Low density parity check code-based hybrid automatic repeat request method
US20070245217A1 (en) * 2006-03-28 2007-10-18 Stmicroelectronics S.R.L. Low-density parity check decoding
WO2008075627A1 (en) * 2006-12-18 2008-06-26 Mitsubishi Electric Corporation Encoding device, encoding method, encoding/decoding device, and communication device
CN101217337B (en) * 2007-01-01 2013-01-23 中兴通讯股份有限公司 A low density parity code encoding device and method supporting incremental redundancy hybrid automatic repeat
KR101445080B1 (en) 2008-02-12 2014-09-29 삼성전자 주식회사 Method and apparatus for transmitting signal in a communication systemusing a hybrid automatic repeat request scheme
US8392789B2 (en) * 2009-07-28 2013-03-05 Texas Instruments Incorporated Method and system for decoding low density parity check codes
US8504887B1 (en) * 2009-12-24 2013-08-06 Marvell International Ltd. Low power LDPC decoding under defects/erasures/puncturing
US8726122B2 (en) * 2011-05-11 2014-05-13 Samsung Electronics Co., Ltd. High throughput LDPC decoder
US20140229788A1 (en) 2013-02-13 2014-08-14 Qualcomm Incorporated Ldpc design for high rate, high parallelism, and low error floor
EP2989720A4 (en) 2013-04-25 2016-12-07 Qualcomm Inc Method and apparatus of ldpc encoder in 10gbase-t system
EP2879318A1 (en) 2013-11-29 2015-06-03 Panasonic Corporation Efficient component interleaving for rotated constellations with time-frequency slicing
US10313054B2 (en) * 2015-01-07 2019-06-04 Avago Technologies International Sales Pte. Limited Low density parity check (LDPC) codes for communication devices and systems
US9787326B2 (en) * 2015-05-19 2017-10-10 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding low density parity check codes
US9742439B1 (en) * 2015-06-08 2017-08-22 Microsemi Solutions (U.S.), Inc. Method and device for forward error correction decoder system utilizing orthogonality of an H matrix
US10122508B2 (en) * 2015-07-31 2018-11-06 Lg Electronics Inc. Method and apparatus for configuring a long training field in a wireless local area network system
US10164659B2 (en) * 2016-05-12 2018-12-25 Mediatek Inc. QC-LDPC coding methods and apparatus
WO2018004521A1 (en) * 2016-06-27 2018-01-04 Intel Corporation Broken bandgap contact
WO2018128559A1 (en) * 2017-01-09 2018-07-12 Huawei Technologies Co., Ltd. Efficiently decodable qc-ldpc code
CA3041251C (en) * 2017-02-06 2020-12-08 Lg Electronics Inc. Ldpc code transmission method using row-orthogonal structure, and device therefor
US10680646B2 (en) 2017-05-12 2020-06-09 Qualcomm Incorporated Row orthogonality in LDPC rate compatible design

Also Published As

Publication number Publication date
BR112019023301A2 (en) 2020-06-16
CN110622425A (en) 2019-12-27
JP2020521362A (en) 2020-07-16
EP3622627A1 (en) 2020-03-18
US20230030277A1 (en) 2023-02-02
US11411581B2 (en) 2022-08-09
TW201902136A (en) 2019-01-01
WO2018209035A1 (en) 2018-11-15
CN118018038A (en) 2024-05-10
KR20200003829A (en) 2020-01-10
US20200266832A1 (en) 2020-08-20
US10680646B2 (en) 2020-06-09
TWI725308B (en) 2021-04-21
KR102197173B1 (en) 2020-12-31
US11916571B2 (en) 2024-02-27
CN110622425B (en) 2024-02-20
US20190013827A1 (en) 2019-01-10
JP6828190B2 (en) 2021-02-10

Similar Documents

Publication Publication Date Title
SG11201909120PA (en) Constructing parity check matrices with row-orthogonality for rate compatible qc-ldpc codes
SG11201808344UA (en) Enhanced puncturing and low-density parity-check (ldpc) code structure
SG11201808364RA (en) Methods and apparatus for efficiently generating multiple lifted low-density parity-check (ldpc) codes
SG11201911638SA (en) Communication techniques applying low-density parity-check code base graph selection
DE60307165T2 (en) Method for coding a user identifier in a communication system
SG11201906546TA (en) Narrowband time-division duplex frame structure for narrowband communications
SG11201907263WA (en) Downlink retransmission under unreliable code block group (cbg) level ack/nack feedback
WO2007019187A3 (en) Systems and methods for a turbo low-density parity-check decoder
AT407812B (en) CLOCK ADJUSTMENT IN INDEPENDENT NETWORKS
CN106464833B (en) The signal multiplexing device and signal multichannel multiplexing method of multiplexing are divided using layering
SG11201908470UA (en) Enzymatic production of hexoses
SG11201906279XA (en) Mutual-information based recursive polar code construction
SG11201908818YA (en) Partial band configuration for channel state information
DE19630343A1 (en) Method, device and packet transmission system using error correction of data packets
CN107005359A (en) The broadcast singal frame generation apparatus and broadcast singal frame generating method of multiplexing are divided using layering
DE112004003036T5 (en) Common forward error correction and automatic repeat request operation for a data link layer
SG11201810982UA (en) Standard cell circuits employing high aspect ratio voltage rails for reduced resistance
SG11201808479VA (en) Live, attenuated alphavirus constructs and methods and uses thereof
CN1756090A (en) channel coding device and method
SG11201907415SA (en) Method and systems for the reconstruction of genomic reference sequences from compressed genomic sequence reads
CN106155835A (en) A kind of disaster recovery method based on synchronization replication technology
CN103974080B (en) Transmission error code correction method for image prediction compression coding
DE102014111873B4 (en) A method and system for early alerting about a disaster using a broadcasting system
DE102015100887B4 (en) Emergency early warning system and procedures using a broadcast system
DE102016222007B4 (en) Method for transmitting data