SG11201508969QA - Method for producing hybrid substrate, and hybrid substrate - Google Patents

Method for producing hybrid substrate, and hybrid substrate

Info

Publication number
SG11201508969QA
SG11201508969QA SG11201508969QA SG11201508969QA SG11201508969QA SG 11201508969Q A SG11201508969Q A SG 11201508969QA SG 11201508969Q A SG11201508969Q A SG 11201508969QA SG 11201508969Q A SG11201508969Q A SG 11201508969QA SG 11201508969Q A SG11201508969Q A SG 11201508969QA
Authority
SG
Singapore
Prior art keywords
hybrid substrate
producing
substrate
producing hybrid
hybrid
Prior art date
Application number
SG11201508969QA
Inventor
Yuji Tobisaka
Shoji Akiyama
Yoshihiro Kubota
Makoto Kawai
Kazutoshi Nagata
Original Assignee
Shinetsu Chemical Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinetsu Chemical Co filed Critical Shinetsu Chemical Co
Publication of SG11201508969QA publication Critical patent/SG11201508969QA/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • H01L27/1207Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
SG11201508969QA 2013-05-01 2014-04-21 Method for producing hybrid substrate, and hybrid substrate SG11201508969QA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013096512 2013-05-01
PCT/JP2014/061807 WO2014178356A1 (en) 2013-05-01 2014-04-21 Method for producing hybrid substrate, and hybrid substrate

Publications (1)

Publication Number Publication Date
SG11201508969QA true SG11201508969QA (en) 2015-12-30

Family

ID=51843484

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201508969QA SG11201508969QA (en) 2013-05-01 2014-04-21 Method for producing hybrid substrate, and hybrid substrate

Country Status (7)

Country Link
US (1) US9741603B2 (en)
EP (1) EP2993686B1 (en)
JP (1) JP6168143B2 (en)
KR (1) KR102229397B1 (en)
CN (1) CN105190835B (en)
SG (1) SG11201508969QA (en)
WO (1) WO2014178356A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3034252B1 (en) * 2015-03-24 2018-01-19 Soitec METHOD FOR REDUCING METALLIC CONTAMINATION ON THE SURFACE OF A SUBSTRATE
US10014271B2 (en) * 2015-11-20 2018-07-03 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and method of manufacturing the same
JP6549054B2 (en) 2016-02-02 2019-07-24 信越化学工業株式会社 Composite substrate and method of manufacturing composite substrate
US11361969B2 (en) 2017-07-14 2022-06-14 Shin-Etsu Chemical Co., Ltd. Device substrate with high thermal conductivity and method of manufacturing the same
US11211259B2 (en) 2018-04-20 2021-12-28 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for embedded gettering in a silicon on insulator wafer
FR3087297B1 (en) * 2018-10-12 2021-01-08 Commissariat Energie Atomique THIN FILM TRANSFER PROCESS
US11232974B2 (en) * 2018-11-30 2022-01-25 Taiwan Semiconductor Manufacturing Company, Ltd. Fabrication method of metal-free SOI wafer
KR102250895B1 (en) * 2019-12-23 2021-05-12 주식회사 현대케피코 Method for fabricating the semiconductor device
CN112599470A (en) * 2020-12-08 2021-04-02 上海新昇半导体科技有限公司 Silicon-on-insulator structure and method thereof
KR102427718B1 (en) 2021-01-11 2022-08-01 주식회사 트랜스코스모스코리아 A customer consultation system and method through two-way screen sharing

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3237888B2 (en) * 1992-01-31 2001-12-10 キヤノン株式会社 Semiconductor substrate and method of manufacturing the same
JP2895743B2 (en) * 1994-03-25 1999-05-24 信越半導体株式会社 Method for manufacturing SOI substrate
SG78332A1 (en) * 1998-02-04 2001-02-20 Canon Kk Semiconductor substrate and method of manufacturing the same
FR2816445B1 (en) * 2000-11-06 2003-07-25 Commissariat Energie Atomique METHOD FOR MANUFACTURING A STACKED STRUCTURE COMPRISING A THIN LAYER ADHERING TO A TARGET SUBSTRATE
KR100401655B1 (en) * 2001-01-18 2003-10-17 주식회사 컴텍스 A smart process with alumina dielectric layer formation using ALE and a manufacturing method of unibond type SOI wafer
WO2003046993A1 (en) * 2001-11-29 2003-06-05 Shin-Etsu Handotai Co.,Ltd. Production method for soi wafer
JP4720163B2 (en) * 2004-12-02 2011-07-13 株式会社Sumco Manufacturing method of SOI wafer
FR2935536B1 (en) * 2008-09-02 2010-09-24 Soitec Silicon On Insulator PROGRESSIVE DETOURING METHOD
FR2938702B1 (en) * 2008-11-19 2011-03-04 Soitec Silicon On Insulator SURFACE PREPARATION OF SAPHIR SUBSTRATE FOR THE PRODUCTION OF HETEROSTRUCTURES
FR2938975B1 (en) * 2008-11-24 2010-12-31 Soitec Silicon On Insulator METHOD FOR PRODUCING A SILICON-TYPE HETEROSTRUCTURE ON SAPPHIRE
JP5443833B2 (en) * 2009-05-29 2014-03-19 信越化学工業株式会社 Method for manufacturing bonded SOI substrate
FR2950734B1 (en) 2009-09-28 2011-12-09 Soitec Silicon On Insulator METHOD FOR BONDING AND TRANSFERRING A LAYER
FR2954585B1 (en) * 2009-12-23 2012-03-02 Soitec Silicon Insulator Technologies METHOD FOR MAKING A HETEROSTRUCTURE WITH MINIMIZATION OF STRESS
FR2957190B1 (en) 2010-03-02 2012-04-27 Soitec Silicon On Insulator PROCESS FOR PRODUCING A MULTILAYER STRUCTURE WITH THERMOMECHANICAL EFFECT DETOURAGE
US9299556B2 (en) * 2010-12-27 2016-03-29 Shanghai Simgui Technology Co. Ltd. Method for preparing semiconductor substrate with insulating buried layer gettering process
CN102130037B (en) * 2010-12-27 2013-03-13 上海新傲科技股份有限公司 Method for preparing semiconductor substrate with insulation buried layer by adopting gettering process
JP5926527B2 (en) * 2011-10-17 2016-05-25 信越化学工業株式会社 Manufacturing method of transparent SOI wafer
CN104040686B (en) 2012-01-12 2017-05-24 信越化学工业株式会社 Thermally oxidized heterogeneous composite substrate and method for manufacturing same
WO2014017368A1 (en) * 2012-07-25 2014-01-30 信越化学工業株式会社 Method for producing sos substrates, and sos substrate

Also Published As

Publication number Publication date
JP6168143B2 (en) 2017-07-26
WO2014178356A1 (en) 2014-11-06
CN105190835B (en) 2018-11-09
KR102229397B1 (en) 2021-03-17
EP2993686A4 (en) 2016-11-30
KR20160002814A (en) 2016-01-08
US9741603B2 (en) 2017-08-22
JPWO2014178356A1 (en) 2017-02-23
EP2993686B1 (en) 2021-05-26
EP2993686A1 (en) 2016-03-09
US20160071761A1 (en) 2016-03-10
CN105190835A (en) 2015-12-23

Similar Documents

Publication Publication Date Title
EP3006415A4 (en) Method for producing nano-cement, and nano-cement
HK1206147A1 (en) Method for producing semiconductor device, and semiconductor device
EP2987649A4 (en) Tire and method for producing tire
EP2987650A4 (en) Tire and method for producing tire
EP3037087A4 (en) Method for producing microparticles
EP2990104A4 (en) Catalyst, method for producing same, and electrode catalyst layer using said catalyst
EP3040124A4 (en) Method for producing hybrid-supported metallocene catalyst
HK1216612A1 (en) Cataplasm and method for producing same
EP3048640A4 (en) Electronic-component-equipped substrate and method for producing same
SG11201508969QA (en) Method for producing hybrid substrate, and hybrid substrate
EP2980681A4 (en) Method for producing transparent conductive substrate, and transparent conductive substrate
EP3042960A4 (en) Method for producing ambrein
EP2879176A4 (en) Method for producing hybrid substrates, and hybrid substrate
EP2980084A4 (en) Method for producing glycolide
SG10201706714YA (en) Method for producing propylene block copolymer
EP3024081A4 (en) Method for producing cell
EP3061352A4 (en) Method for producing kakiage
SG11201600094YA (en) Method for producing polymer
EP2978011A4 (en) Method for manufacturing complex, and composition
EP2916630A4 (en) Substrate and method for producing substrate
SG11201504999TA (en) Method for producing polymer
EP3053882A4 (en) Method for producing trichlorosilane
SG11201600061QA (en) Method for producing polymer
SG11201507951SA (en) Method for producing 2,7-octadien-1-ol
EP2980081A4 (en) Method for producing ethylene oxide