NL7712819A - Dynamische geheugeninrichting. - Google Patents

Dynamische geheugeninrichting.

Info

Publication number
NL7712819A
NL7712819A NL7712819A NL7712819A NL7712819A NL 7712819 A NL7712819 A NL 7712819A NL 7712819 A NL7712819 A NL 7712819A NL 7712819 A NL7712819 A NL 7712819A NL 7712819 A NL7712819 A NL 7712819A
Authority
NL
Netherlands
Prior art keywords
memory device
dynamic memory
dynamic
memory
Prior art date
Application number
NL7712819A
Other languages
English (en)
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of NL7712819A publication Critical patent/NL7712819A/nl

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4097Bit-line organisation, e.g. bit-line layout, folded bit lines
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
NL7712819A 1976-11-19 1977-11-21 Dynamische geheugeninrichting. NL7712819A (nl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13834076A JPS5363938A (en) 1976-11-19 1976-11-19 Dynamic memory unit

Publications (1)

Publication Number Publication Date
NL7712819A true NL7712819A (nl) 1978-05-23

Family

ID=15219617

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7712819A NL7712819A (nl) 1976-11-19 1977-11-21 Dynamische geheugeninrichting.

Country Status (4)

Country Link
US (1) US4118794A (nl)
JP (1) JPS5363938A (nl)
DE (1) DE2751591A1 (nl)
NL (1) NL7712819A (nl)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6041463B2 (ja) * 1976-11-19 1985-09-17 株式会社日立製作所 ダイナミツク記憶装置
US4195357A (en) * 1978-06-15 1980-03-25 Texas Instruments Incorporated Median spaced dummy cell layout for MOS random access memory
US4198697A (en) * 1978-06-15 1980-04-15 Texas Instruments Incorporated Multiple dummy cell layout for MOS random access memory
US4339766A (en) * 1979-10-11 1982-07-13 Texas Instruments Incorporated Dummy columns for reducing pattern sensitivity in MOS/LSI dynamic RAM
US4399520A (en) * 1980-02-22 1983-08-16 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor integrated circuit device
DE3101802A1 (de) * 1981-01-21 1982-08-19 Siemens AG, 1000 Berlin und 8000 München Monolithisch integrierter halbleiterspeicher
JPS6083293A (ja) * 1983-10-14 1985-05-11 Hitachi Micro Comput Eng Ltd ダイナミツク型ram
US4665420A (en) * 1984-11-08 1987-05-12 Rca Corporation Edge passivated charge-coupled device image sensor
JPS643893A (en) * 1987-06-25 1989-01-09 Nec Corp Semiconductor storage device
JPH02146174A (ja) * 1988-11-28 1990-06-05 Nec Corp 半導体記憶装置
JP2836078B2 (ja) * 1988-12-27 1998-12-14 日本電気株式会社 半導体装置
US5237858A (en) * 1990-07-19 1993-08-24 Neotec Co., Inc. Method for determining the unhydration ratio of cement contained in cement sludge

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3760381A (en) * 1972-06-30 1973-09-18 Ibm Stored charge memory detection circuit
US4038646A (en) * 1976-03-12 1977-07-26 Intel Corporation Dynamic mos ram

Also Published As

Publication number Publication date
JPS5363938A (en) 1978-06-07
US4118794A (en) 1978-10-03
JPS5540955B2 (nl) 1980-10-21
DE2751591A1 (de) 1978-05-24

Similar Documents

Publication Publication Date Title
NL7707297A (nl) Halfgeleider-geheugeninrichting.
NL7607379A (nl) Geheugeninrichting.
NL7712341A (nl) Geheugenstelsel.
NL178369C (nl) Geheugeninrichting.
NL7712820A (nl) Dynamische geheugeninrichting.
NL177956C (nl) Fotokoppelinrichting.
NL178729C (nl) Halfgeleidergeheugen.
NL7704864A (nl) Halfgeleidergeheugen.
NL7601416A (nl) Halfgeleiderinrichting.
NL7703297A (nl) Ladingsgekoppelde inrichting.
NL179244C (nl) Halfgeleidergeheugen.
NL173677C (nl) Dynamische analyse-inrichting.
NL7612813A (nl) Geheugeninrichting.
NL7712819A (nl) Dynamische geheugeninrichting.
NL7610196A (nl) Geheugeninrichting.
NL7600816A (nl) Geheugeninrichting.
NL7603266A (nl) Geheugeninrichting.
NL7710360A (nl) Halfgeleidergeheugen.
NL7701172A (nl) Halfgeleidergeheugeninrichting.
SE7710006L (sv) Minnesanordning
NL184661C (nl) Computer-tomografische inrichting.
NL7901262A (nl) Geheugeninrichting.
NL7701949A (nl) Trek-ontlast-inrichting.
NL7712908A (nl) Toegangsinrichting.
NL191158C (nl) Geheugenbesturingsinrichting.

Legal Events

Date Code Title Description
BV The patent application has lapsed