NL6411231A - - Google Patents

Info

Publication number
NL6411231A
NL6411231A NL6411231A NL6411231A NL6411231A NL 6411231 A NL6411231 A NL 6411231A NL 6411231 A NL6411231 A NL 6411231A NL 6411231 A NL6411231 A NL 6411231A NL 6411231 A NL6411231 A NL 6411231A
Authority
NL
Netherlands
Application number
NL6411231A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL6411231A publication Critical patent/NL6411231A/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/4912Adding; Subtracting
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/492Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494Adding; Subtracting
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/3808Details concerning the type of numbers or the way they are handled
    • G06F2207/3828Multigauge devices, i.e. capable of handling packed numbers without unpacking them
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/491Indexing scheme relating to groups G06F7/491 - G06F7/4917
    • G06F2207/49185Using biquinary code, i.e. combination of 5-valued and 2-valued digits, having values 0, 1, 2, 3, 4 and 0, 5 or 0, 2, 4, 6, 8 and 0, 1 respectively
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Cash Registers Or Receiving Machines (AREA)
NL6411231A 1963-09-27 1964-09-25 NL6411231A (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US312211A US3324288A (en) 1963-09-27 1963-09-27 Data processing apparatus including means for correcting codes arranged in a packed format

Publications (1)

Publication Number Publication Date
NL6411231A true NL6411231A (xx) 1965-03-29

Family

ID=23210387

Family Applications (1)

Application Number Title Priority Date Filing Date
NL6411231A NL6411231A (xx) 1963-09-27 1964-09-25

Country Status (3)

Country Link
US (1) US3324288A (xx)
GB (1) GB1080642A (xx)
NL (1) NL6411231A (xx)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2479613A1 (fr) * 1980-04-01 1981-10-02 Cii Honeywell Bull Procede de transformation de codes de caracteres numeriques recus ou fournis par un systeme de traitement de donnees et dispositif pour la mise en oeuvre de ce procede

Also Published As

Publication number Publication date
GB1080642A (en) 1967-08-23
US3324288A (en) 1967-06-06

Similar Documents

Publication Publication Date Title
AR142945A1 (xx)
AT260747B (xx)
BE627012A (xx)
BE582314A (xx)
BE603935A (xx)
BE627083A (xx)
BE627025A (xx)
BE627023A (xx)
BE626986A (xx)
BE626938A (xx)
BE626915A (xx)
BE626867A (xx)
BE626826A (xx)
BE626803A (xx)
BE626590A (xx)
BE626358A (xx)
BE625880A (xx)
BE625828A (xx)
BE625825A (xx)
BE625136A (xx)
BE624982A (xx)
BE624811A (xx)
BE624070A (xx)
BE623490A (xx)
BE623315A (xx)