NL162247C - METHOD FOR MANUFACTURING A BIPOLAR TRANSISTOR FOR AN INTEGRATED SEMICONDUCTOR CIRCUIT. - Google Patents
METHOD FOR MANUFACTURING A BIPOLAR TRANSISTOR FOR AN INTEGRATED SEMICONDUCTOR CIRCUIT.Info
- Publication number
- NL162247C NL162247C NL7404302.A NL7404302A NL162247C NL 162247 C NL162247 C NL 162247C NL 7404302 A NL7404302 A NL 7404302A NL 162247 C NL162247 C NL 162247C
- Authority
- NL
- Netherlands
- Prior art keywords
- manufacturing
- bipolar transistor
- semiconductor circuit
- integrated semiconductor
- integrated
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/10—ROM devices comprising bipolar components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/085—Isolated-integrated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/106—Masks, special
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/145—Shaped junctions
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/151—Simultaneous diffusion
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Bipolar Transistors (AREA)
- Weting (AREA)
- Bipolar Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US363995A US3885994A (en) | 1973-05-25 | 1973-05-25 | Bipolar transistor construction method |
Publications (3)
Publication Number | Publication Date |
---|---|
NL7404302A NL7404302A (en) | 1974-11-27 |
NL162247B NL162247B (en) | 1979-11-15 |
NL162247C true NL162247C (en) | 1980-04-15 |
Family
ID=23432592
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL7404302.A NL162247C (en) | 1973-05-25 | 1974-03-29 | METHOD FOR MANUFACTURING A BIPOLAR TRANSISTOR FOR AN INTEGRATED SEMICONDUCTOR CIRCUIT. |
Country Status (6)
Country | Link |
---|---|
US (1) | US3885994A (en) |
JP (1) | JPS5517494B2 (en) |
CA (1) | CA1000873A (en) |
DE (1) | DE2419816A1 (en) |
FR (1) | FR2231112B1 (en) |
NL (1) | NL162247C (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4276543A (en) * | 1979-03-19 | 1981-06-30 | Trw Inc. | Monolithic triple diffusion analog to digital converter |
JPS5624970A (en) * | 1979-08-07 | 1981-03-10 | Nec Corp | Manufacture of semiconductor device |
DE3379563D1 (en) * | 1982-12-20 | 1989-05-11 | Philips Nv | Integrated circuit and method |
US4567644A (en) * | 1982-12-20 | 1986-02-04 | Signetics Corporation | Method of making triple diffused ISL structure |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3479237A (en) * | 1966-04-08 | 1969-11-18 | Bell Telephone Labor Inc | Etch masks on semiconductor surfaces |
US3660735A (en) * | 1969-09-10 | 1972-05-02 | Sprague Electric Co | Complementary metal insulator silicon transistor pairs |
US3698966A (en) * | 1970-02-26 | 1972-10-17 | North American Rockwell | Processes using a masking layer for producing field effect devices having oxide isolation |
NL173110C (en) * | 1971-03-17 | 1983-12-01 | Philips Nv | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE APPLICATING ON A SURFACE OF A SEMI-CONDUCTOR BODY AT LEAST TWO PART-LAYERS OF DIFFERENT MATERIAL COATING. |
US3771218A (en) * | 1972-07-13 | 1973-11-13 | Ibm | Process for fabricating passivated transistors |
-
1973
- 1973-05-25 US US363995A patent/US3885994A/en not_active Expired - Lifetime
-
1974
- 1974-02-15 CA CA192,642A patent/CA1000873A/en not_active Expired
- 1974-03-29 NL NL7404302.A patent/NL162247C/en not_active IP Right Cessation
- 1974-04-24 DE DE2419816A patent/DE2419816A1/en not_active Ceased
- 1974-05-24 FR FR7418076A patent/FR2231112B1/fr not_active Expired
- 1974-05-24 JP JP5799674A patent/JPS5517494B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5517494B2 (en) | 1980-05-12 |
DE2419816A1 (en) | 1974-12-05 |
FR2231112B1 (en) | 1979-02-16 |
US3885994A (en) | 1975-05-27 |
NL162247B (en) | 1979-11-15 |
JPS5022581A (en) | 1975-03-11 |
CA1000873A (en) | 1976-11-30 |
FR2231112A1 (en) | 1974-12-20 |
NL7404302A (en) | 1974-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL186608C (en) | METHOD FOR MANUFACTURING AN INTEGRATED SEMICONDUCTOR INJECTION LOGIC DEVICE | |
NL161302C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL176818C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL170901C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL161305C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL161620C (en) | METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT | |
NL163370C (en) | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE WITH A CONDUCTOR PATTERN | |
NL7414007A (en) | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE. | |
NL186478C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL176416C (en) | METHOD FOR MANUFACTURING A THERMO-ELECTRIC SEMICONDUCTOR DEVICE | |
NL7608923A (en) | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE. | |
NL162789C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL158026B (en) | METHOD OF MANUFACTURING AN INTEGRATED SEMICONDUCTOR CIRCUIT. | |
NL7413791A (en) | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE. | |
NL180264C (en) | BIPOLAR TRANSISTOR FOR AN INTEGRATED SEMICONDUCTOR CIRCUIT AND METHODS FOR MANUFACTURING THESE. | |
NL158022B (en) | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE. | |
NL161619C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
NL159824B (en) | PROCESS FOR MANUFACTURING A SENSITIVE SEMI-CONDUCTOR ELEMENT. | |
NL186933C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR MEMORY CIRCUIT OF THE LOAD-COUPLED TYPE. | |
NL7509464A (en) | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE. | |
NL7505134A (en) | METHOD FOR MANUFACTURING A SEMI-CONDUCTOR DEVICE. | |
NL161919C (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE CONTAINING A P, N TRANSITION | |
NL164157C (en) | INTEGRATED SEMICONDUCTOR CIRCUIT OF THE LOAD-COUPLED TYPE AND METHOD FOR PRODUCING SUCH SEMICONDUCTOR CIRCUIT. | |
NL162247C (en) | METHOD FOR MANUFACTURING A BIPOLAR TRANSISTOR FOR AN INTEGRATED SEMICONDUCTOR CIRCUIT. | |
NL7410215A (en) | PROCEDURE FOR MANUFACTURING AN INTEGRATED CIRCUIT. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
V1 | Lapsed because of non-payment of the annual fee |