MX367265B - Transmitter and parity permutation method thereof. - Google Patents

Transmitter and parity permutation method thereof.

Info

Publication number
MX367265B
MX367265B MX2017011146A MX2017011146A MX367265B MX 367265 B MX367265 B MX 367265B MX 2017011146 A MX2017011146 A MX 2017011146A MX 2017011146 A MX2017011146 A MX 2017011146A MX 367265 B MX367265 B MX 367265B
Authority
MX
Mexico
Prior art keywords
parity
bit groups
group
wise
transmitter
Prior art date
Application number
MX2017011146A
Other languages
Spanish (es)
Other versions
MX2017011146A (en
Inventor
Jeong Hong-Sil
Myung Se-Ho
Joong Kim Kyung-
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority claimed from PCT/KR2016/002094 external-priority patent/WO2016140516A2/en
Publication of MX2017011146A publication Critical patent/MX2017011146A/en
Publication of MX367265B publication Critical patent/MX367265B/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)

Abstract

A transmitter is provided. The transmitter includes: a Low Density Parity Check (LDPC) encoder configured to encode input bits to generate parity bits; a parity permutator configured to perform parity permutation by interleaving the parity bits and group-wise interleaving a plurality of bit groups including the interleaved parity bits; and a puncturer configured to puncture some of the parity bits in the group-wise interleaved bit groups, wherein the parity permutator group-wise interleaves the bit groups such that some of the bit groups are positioned at predetermined positions, respectively, and a remainder of the bit groups are positioned without an order within the group-wise interleaved bit groups.
MX2017011146A 2015-03-02 2016-03-02 Transmitter and parity permutation method thereof. MX367265B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562127022P 2015-03-02 2015-03-02
KR1020150137182A KR102426419B1 (en) 2015-03-02 2015-09-27 Transmitter and parity permutation method thereof
PCT/KR2016/002094 WO2016140516A2 (en) 2015-03-02 2016-03-02 Transmitter and parity permutation method thereof

Publications (2)

Publication Number Publication Date
MX2017011146A MX2017011146A (en) 2017-11-28
MX367265B true MX367265B (en) 2019-08-12

Family

ID=56950308

Family Applications (2)

Application Number Title Priority Date Filing Date
MX2017011146A MX367265B (en) 2015-03-02 2016-03-02 Transmitter and parity permutation method thereof.
MX2019009589A MX2019009589A (en) 2015-03-02 2017-08-30 Transmitter and parity permutation method thereof.

Family Applications After (1)

Application Number Title Priority Date Filing Date
MX2019009589A MX2019009589A (en) 2015-03-02 2017-08-30 Transmitter and parity permutation method thereof.

Country Status (4)

Country Link
KR (1) KR102426419B1 (en)
CN (1) CN107408950A (en)
CA (1) CA2977948C (en)
MX (2) MX367265B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10644835B1 (en) * 2018-10-12 2020-05-05 Samsung Electronics Co., Ltd. System and method for interleaving distributed CRC in polar codes for early termination
CN112367088B (en) * 2020-10-27 2023-03-21 上海宇航***工程研究所 Encoding method and device based on index matrix
CN113595563B (en) * 2021-08-02 2024-03-29 上海金卓科技有限公司 LDPC decoding method, device, equipment and storage medium

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110055410A (en) * 2009-11-18 2011-05-25 삼성전자주식회사 Method and apparatus for transmitting and receiving data in communication system
CN102394660B (en) * 2011-08-24 2017-06-13 中兴通讯股份有限公司 The coding method of the quasi- cyclic extensions parallel encoding LDPC code of block interleaved and encoder
KR102104937B1 (en) * 2013-06-14 2020-04-27 삼성전자주식회사 Method and apparatus for encoding and decoding of low density parity check codes
KR20150005426A (en) * 2013-07-05 2015-01-14 삼성전자주식회사 transmitting apparatus and signal processing method thereof
KR20150005853A (en) * 2013-07-05 2015-01-15 삼성전자주식회사 transmitter apparatus and signal processing method thereof

Also Published As

Publication number Publication date
CA2977948A1 (en) 2016-09-09
CA2977948C (en) 2023-11-07
CN107408950A (en) 2017-11-28
MX2019009589A (en) 2019-10-02
KR20160106471A (en) 2016-09-12
MX2017011146A (en) 2017-11-28
KR102426419B1 (en) 2022-07-29

Similar Documents

Publication Publication Date Title
WO2016140516A3 (en) Transmitter and parity permutation method thereof
MX2019015599A (en) Transmitter and parity permutation method thereof.
MX2020011643A (en) Transmitter and parity permutation method thereof.
MY195547A (en) Transmitter and Method for Generating Additional Parity Thereof
MX371227B (en) Transmitting apparatus and interleaving method thereof.
MX2019014467A (en) Transmitting apparatus and interleaving method thereof.
MX2019009591A (en) Transmitter and method for generating additional parity thereof.
MY189607A (en) Transmitter and method for generating additional parity thereof
MX2019008372A (en) Transmitting apparatus and interleaving method thereof.
MX2019014455A (en) Transmitting apparatus and interleaving method thereof.
MX2019014726A (en) Transmitting apparatus and interleaving method thereof.
MX2019014457A (en) Transmitting apparatus and interleaving method thereof.
MX2019009590A (en) Transmitter and method for generating additional parity thereof.
MX2017010818A (en) Transmitter and method for generating additional parity thereof.
MX2019009589A (en) Transmitter and parity permutation method thereof.
MY191567A (en) Transmitter and repetition method thereof
MX2017011153A (en) Transmitter and parity permutation method thereof.
MX2019010687A (en) Transmitter and method for generating additional parity thereof.

Legal Events

Date Code Title Description
FG Grant or registration