KR980005528A - METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR - Google Patents
METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR Download PDFInfo
- Publication number
- KR980005528A KR980005528A KR1019960024291A KR19960024291A KR980005528A KR 980005528 A KR980005528 A KR 980005528A KR 1019960024291 A KR1019960024291 A KR 1019960024291A KR 19960024291 A KR19960024291 A KR 19960024291A KR 980005528 A KR980005528 A KR 980005528A
- Authority
- KR
- South Korea
- Prior art keywords
- film
- forming
- titanium
- nitride film
- titanium nitride
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76856—After-treatment introducing at least one additional element into the layer by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
본 발명은 반도체소자의 금속배선 형성방법에 관한 것으로, 반도체기판에 불순물 접합영역을 형성하고, 전체표면상부에 층간절연막을 형성한 다음, 콘택마스크를 이용하여 상기 층간절연막을 식각함으로써 상기 불순물 접합영역을 노출시키는 콘택홀을 형성하고 확산방지막을 형성하는 반도체소자의 금속배선 형성방법에 있어서, 상기 불순물 접합영역에 접속되도록 전체표면상부에 티타늄막을 소정두께 형성하고 상기 티타늄막의 상측 일정두께를 티타늄질화막으로 형성화되는 동시에 상기 티타늄막과 반도체기판의 계명에 실리콘티타늄막을 형성하는 제1열처리공정을 실시한 다음, 상기 티타늄질화막에 산소를 충진시켜 티타늄산화질화막을 형성하는 제2열처리공정으로 실리콘티타튬/티타늄막/티타늄산화질화막 적층구조의 확산방지막을 형성하되, 하나의 증착챔버와 RTP 만을 이용하여 공정단가를 절감하고 콘택저항을 낮출 수 있어 반도체소자의 특성 및 신뢰성을 향상시키고 반도체소자의 생산성 및 수율을 향상시키며 그에 따른 반도체소자의 고집적화를 가능하게 하는 기술이다.An impurity junction region is formed in a semiconductor substrate, an interlayer insulating film is formed on the entire surface of the semiconductor substrate, and then the interlayer insulating film is etched by using a contact mask, Forming a titanium nitride film on the entire surface of the semiconductor substrate so as to be connected to the impurity junction region and forming a titanium nitride film on the upper side of the titanium film to a predetermined thickness; Forming a titanium oxide film on the titanium nitride film and forming a titanium oxide nitride film on the titanium nitride film by performing a first heat treatment step of forming a titanium nitride film on the titanium film and a semiconductor substrate, A diffusion barrier film of a film / titanium oxide nitride film laminated structure is formed By using only one deposition chamber and RTP, it is possible to reduce the process cost and reduce the contact resistance, thereby improving the characteristics and reliability of the semiconductor device, improving the productivity and yield of the semiconductor device, and enabling high integration of the semiconductor device. Technology.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제1a도 내지 제1d도는 본 발명의 실시예에 따른 반도체소자의 금속배선 형성방법을 도시한 단면도.FIGS. 1A to 1D are cross-sectional views illustrating a method of forming a metal wiring of a semiconductor device according to an embodiment of the present invention; FIGS.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024291A KR100220947B1 (en) | 1996-06-27 | 1996-06-27 | Forming method for metal wiring of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024291A KR100220947B1 (en) | 1996-06-27 | 1996-06-27 | Forming method for metal wiring of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR980005528A true KR980005528A (en) | 1998-03-30 |
KR100220947B1 KR100220947B1 (en) | 1999-09-15 |
Family
ID=19463749
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960024291A KR100220947B1 (en) | 1996-06-27 | 1996-06-27 | Forming method for metal wiring of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100220947B1 (en) |
-
1996
- 1996-06-27 KR KR1019960024291A patent/KR100220947B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100220947B1 (en) | 1999-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970052233A (en) | Metal contact formation method | |
KR910002452B1 (en) | Manufacture of semiconductor device | |
KR980005528A (en) | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR | |
KR100338106B1 (en) | Method for forming meta wiring in semiconductor device | |
KR970063484A (en) | Method of forming a barrier metal layer of a semiconductor device | |
KR960042961A (en) | Method of forming diffusion barrier of semiconductor device | |
KR950015593A (en) | Method of forming titanium nitride thin film for preventing diffusion of semiconductor devices | |
KR100342826B1 (en) | Method for forming barrier metal layer of semiconductor device | |
KR100260395B1 (en) | Method for forming barrier metal layer of mos-fet | |
KR970072322A (en) | Method for forming aluminum alloy wiring of semiconductor device | |
KR980005519A (en) | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR | |
JPH021943A (en) | Manufacture of semiconductor device | |
KR950012600A (en) | Method for forming titanium silicide contacts in semiconductor devices | |
KR980005579A (en) | Method of forming a barrier metal layer of a semiconductor device | |
KR970063670A (en) | Method of forming a barrier metal layer of a semiconductor device | |
KR970053523A (en) | Metal wiring formation method of semiconductor device | |
KR970008347A (en) | Metal layer formation method of semiconductor device | |
KR0171315B1 (en) | Silicide forming method of semiconductor device | |
KR980005532A (en) | METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR | |
KR970072083A (en) | Method for manufacturing semiconductor device for improving contact resistance | |
KR950021102A (en) | Metal wiring formation method of semiconductor device | |
KR970052921A (en) | Metal layer formation method of semiconductor device | |
KR950007063A (en) | Metal wiring formation method of semiconductor device | |
KR20020002905A (en) | Method for forming gate electrode of semiconductor device | |
KR980005478A (en) | Metal wiring formation method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090526 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |