KR970057963A - Motion vector decoding circuit - Google Patents
Motion vector decoding circuit Download PDFInfo
- Publication number
- KR970057963A KR970057963A KR1019950061387A KR19950061387A KR970057963A KR 970057963 A KR970057963 A KR 970057963A KR 1019950061387 A KR1019950061387 A KR 1019950061387A KR 19950061387 A KR19950061387 A KR 19950061387A KR 970057963 A KR970057963 A KR 970057963A
- Authority
- KR
- South Korea
- Prior art keywords
- value
- vector
- motion
- delta
- motion vector
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
- H04N19/513—Processing of motion vectors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
- H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
- H04N19/172—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a picture, frame or field
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/43—Hardware specially adapted for motion estimation or compensation
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
본 발명은 모션 벡터 디코딩회를 공개한다. 그 회로는 움직임 영역에 대한 하이, 로우, 범위값을 발생하고, 모션 코드에 상기 범위값을 가감하여 델타값을 구하는 델타값 계산수단, 상기 델타값 계산수단으로 부터의 델타값을 입력하여 순방향 및 역방향에 대한 델타값을 갱신하기 위한 델타값 갱신수단, 만일 필드가 모션 포맷과 동일하고, 프레임 픽쳐가 픽쳐 구조의 동일하면 이전의 마크로 블럭에 대한 모션 벡터인 예측 모션 벡터값을 2로 나누어 예측값을 발생하고, 상기 예측값과 델타값을 더하여 벡터값을 구하고 상기 벡터값이 상기 로우신호보다 작으면, 상기 벡터값과 상기 범위값을 더하여 상기 벡터값을 업데이트하고, 상기 벡터값이 상기 하이값보다 크면 상기 벡터값에서 상기 범위값을 빼서 상기 벡터값을 업데이트하는 예측, 벡터, 업데이팅 수단, 및 상기 필드가 상기 모션 포맷과 동일하고, 상기 프레임 픽쳐가 상기 픽쳐 구조와 동일하면, 상기 벡터값에 2를 곱하여 상기 예측 모션 벡터를 구하고, 그외의 경우에는 상기 벡터값을 상기 예측 모션 벡터값으로 대체하는 예측 모션 벡터 발생 및 리셋팅수단으로 구성되어 있다. 따라서, 하드웨어 그조를 파이프라인 구조로 하여 8클럭 후에 동일한 결과를 얻을 수 있으므로 집적화시에 칩 면적을 줄일 수 있다.The present invention discloses a motion vector decoding session. The circuit generates high, low, and range values for the motion region, and delta value calculating means for obtaining a delta value by adding or subtracting the range value to a motion code, inputting a delta value from the delta value calculating means, and forward and Delta value updating means for updating the delta value for the reverse direction, and if the field is the same as the motion format and the frame picture is the same as the picture structure, the predicted value is divided by 2 the predicted motion vector value, which is the motion vector for the previous macro block. A vector value is obtained by adding the predicted value and the delta value, and when the vector value is smaller than the low signal, the vector value is updated by adding the vector value and the range value, and the vector value is larger than the high value. A prediction, a vector, an updating means, and the field for updating the vector value by subtracting the range value from the vector value; And if the frame picture is the same as the picture structure, multiply the vector value by 2 to obtain the predictive motion vector, and otherwise generate and reset a predictive motion vector that replaces the vector value with the predictive motion vector value. It consists of means. Therefore, the same result can be obtained after eight clocks using the hardware group as a pipeline structure, thereby reducing the chip area during integration.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명에 따른 MPEG의 모션 벡터 디코딩회로의 입출력 구성을 나타내는 도면.1 is a diagram showing an input / output configuration of a motion vector decoding circuit of MPEG according to the present invention.
제2도는 본 발명에 따른 MPEG의 모션 벡터 디코딩회로의 상세 블럭도.2 is a detailed block diagram of an MPEG motion vector decoding circuit according to the present invention.
제4도는 델타값 갱신부의 상세 블럭도.4 is a detailed block diagram of the delta value updating unit.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950061387A KR100195721B1 (en) | 1995-12-28 | 1995-12-28 | A motion vector decoder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950061387A KR100195721B1 (en) | 1995-12-28 | 1995-12-28 | A motion vector decoder |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970057963A true KR970057963A (en) | 1997-07-31 |
KR100195721B1 KR100195721B1 (en) | 1999-06-15 |
Family
ID=19445894
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950061387A KR100195721B1 (en) | 1995-12-28 | 1995-12-28 | A motion vector decoder |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100195721B1 (en) |
-
1995
- 1995-12-28 KR KR1019950061387A patent/KR100195721B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100195721B1 (en) | 1999-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH064271A (en) | Multiplier | |
KR860002932A (en) | TV signal motion detection circuit | |
KR940013216A (en) | Versatile variable length coder for digital, video, coder | |
JPH0879088A (en) | Variable-lengthcoding method of differencial movement vectorvalue using improved differencial movement sign table and its device | |
ATE330429T1 (en) | IMAGE PROCESSOR AND DISPLAY DEVICE COMPRISING SUCH AN IMAGE PROCESSORS | |
KR970057963A (en) | Motion vector decoding circuit | |
KR920001327A (en) | Coefficient multiplication circuit | |
KR970068634A (en) | A high-speed motion vector decoding circuit | |
KR930701899A (en) | Image data conversion process and device | |
KR940006409A (en) | Moving vector detection method included in image information | |
KR940010793A (en) | Input data control circuit of motion estimation processing | |
KR930011728A (en) | Video data decoding device | |
KR940020666A (en) | A DEMODULATION CIRCUIT AND A COMMUNICATION APPARATUS USING IT | |
KR0151113B1 (en) | Mpeg moving vector decoder | |
KR100202306B1 (en) | Moving information variable coder for mpeg-2 image compression apparatus | |
KR930024285A (en) | Accumulator with Code Processing | |
JPH04178074A (en) | Coding decoding system for picture signal and its device | |
Rampa et al. | VLSI implementation of a pel-by-pel motion estimator | |
KR960013033A (en) | B2 frame processing device of MPEG2 | |
KR970029625A (en) | RS Decoder Output Error Position Sharing Generation Circuit | |
KR920004963A (en) | Filtering Method in Transform Domain Using Pipeline Structure | |
KR950030677A (en) | Half-Pixel Motion Compensation Circuit in Video Decoder | |
KR910021151A (en) | MUSE Decoder | |
KR930017439A (en) | Quantizer for Image Data Compression | |
KR950006584A (en) | A multiplication circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110201 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |