KR970031971A - Data segment sync signal and horizontal sync signal detection device - Google Patents

Data segment sync signal and horizontal sync signal detection device Download PDF

Info

Publication number
KR970031971A
KR970031971A KR1019950045879A KR19950045879A KR970031971A KR 970031971 A KR970031971 A KR 970031971A KR 1019950045879 A KR1019950045879 A KR 1019950045879A KR 19950045879 A KR19950045879 A KR 19950045879A KR 970031971 A KR970031971 A KR 970031971A
Authority
KR
South Korea
Prior art keywords
signal
correlation
multiplier
data segment
adder
Prior art date
Application number
KR1019950045879A
Other languages
Korean (ko)
Other versions
KR0169676B1 (en
Inventor
이창의
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950045879A priority Critical patent/KR0169676B1/en
Publication of KR970031971A publication Critical patent/KR970031971A/en
Application granted granted Critical
Publication of KR0169676B1 publication Critical patent/KR0169676B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • H04L27/06—Demodulator circuits; Receiver circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N11/00—Colour television systems
    • H04N11/06—Transmission systems characterised by the manner in which the individual colour picture signal components are combined
    • H04N11/12—Transmission systems characterised by the manner in which the individual colour picture signal components are combined using simultaneous signals only
    • H04N11/14—Transmission systems characterised by the manner in which the individual colour picture signal components are combined using simultaneous signals only in which one signal, modulated in phase and amplitude, conveys colour information and a second signal conveys brightness information, e.g. NTSC-system

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Synchronizing For Television (AREA)
  • Television Systems (AREA)

Abstract

본 발명은 데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치에 관한 것으로서, 본 발명이 장치는 입력 신호에 따른 제어 신호를 입력받아 NTSC 신호 입력시 수평 동기 신호를 발생시키고, VSB 신호 입력시 데이타 세그먼트 동기 신호를 발생시키는 기준 신호 발생부(10)와; 입력된 데이타가 NTSC인 경우에는 상기 기준 신호 발생부(10)로 부터 NTSC의 수평 동기 신호를 입력받아 상관도를 계산하고, VSB 신호인 경우에는 VSB 인 데이타 세그먼트 동기 신호를 입력받아 상관도를 계산하는 상관도 연산부(20); 및 상기 상관도 연산부(20)로부터의 상관도를 입력받아 그 상관도가 소정의 임계값 이상일 때 동기가 이루어진 것으로 판단하여 동기 검출 신호를 출력하는 동기 신호 검출부(30)로 구성되어 있으며, 본 발명에 따르면 VSB 신호의 데이타 세그먼트 동기 신호를 검출하는 장치와 NTSC 신호의 수평 동기 신호를 검출하는 장치간의 유사성을 고려함으로써 칩 사이즈를 감소시킬 수 있을 뿐만 아니라 소비 전력도 감소시킬 수 있다 그 이점이 있다.The present invention relates to a data segment synchronizing signal and a horizontal synchronizing signal detecting apparatus. The present invention receives a control signal according to an input signal and generates a horizontal synchronizing signal upon inputting an NTSC signal, and a data segment synchronizing signal upon inputting a VSB signal. A reference signal generator 10 for generating a; If the input data is NTSC, the correlation signal is calculated by receiving the horizontal synchronization signal of the NTSC from the reference signal generator 10, and the correlation is calculated by receiving the data segment synchronization signal, VSB, in the case of the VSB signal. A correlation calculator 20; And a synchronization signal detector 30 that receives the correlation from the correlation calculator 20 and determines that synchronization has been achieved when the correlation is equal to or greater than a predetermined threshold value, and outputs a synchronization detection signal. According to the present invention, the chip size can be reduced as well as the power consumption by considering the similarity between the device for detecting the data segment synchronization signal of the VSB signal and the device for detecting the horizontal synchronization signal of the NTSC signal.

Description

데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치Data segment sync signal and horizontal sync signal detection device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 NTSC의 수평 동기 신호를 나타낸 파형도.1 is a waveform diagram showing a horizontal synchronization signal of NTSC.

제2도는 GA HDTV 시스템에서의 프레임 단위의 데이타 구조도.2 is a data structure diagram of a frame unit in a GA HDTV system.

제3도는 제2도에 도시된 전송 데이타의 신호 레벨을 도시한 도면.3 is a diagram showing the signal level of the transmission data shown in FIG.

제4도는 본 발명에 따른 데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치의 블럭도.4 is a block diagram of an apparatus for detecting a data segment sync signal and a horizontal sync signal according to the present invention.

Claims (5)

입력 신호에 따른 제어 신호를 입력받아 NTSC 신호가 입력된 경우에는 수평 동기 신호를 기준 신호로서 발생시키고, VSB 신호가 입력된 경우에는 데이타 세그먼트 동기 신호를 기준 신호로서 발생시키는 기준 신호 발생부(10)와; 입력된 데이타가 NTSC 신호인 경우에는 상기 기준 신호 발생부(10)로 부터 NTSC의 수평 동기 신호를 입력받아 상관도를 계산하고, VSB 신호인 경우에는 VSB의 데이타 세그먼트 동기 신호를 입력받아 상관도를 계산하는 상관도 연산부(20); 및 상기 상관도 연산부(20)로부터의 상관도를 입력받아 그 상관도가 소정의 임계값 이상일 때 동기가 이루어진 것으로 판단하여 동기 검출신호를 출력하는 동기 신호 검출부(30)로 구성된 데이타 세그먼트 동기신호 및 수평 동기 신호 검출 장치.A reference signal generator 10 which receives a control signal according to an input signal and generates a horizontal synchronization signal as a reference signal when an NTSC signal is input, and generates a data segment synchronization signal as a reference signal when a VSB signal is input. Wow; When the input data is an NTSC signal, the reference signal generator 10 receives the horizontal synchronization signal of the NTSC to calculate the correlation, and when the VSB signal receives the data segment synchronization signal of the VSB, the correlation is obtained. A correlation calculator 20 for calculating; And a data segment synchronizing signal comprising a synchronizing signal detecting unit 30 which receives the correlation from the correlation calculating unit 20 and determines that synchronizing is performed when the correlation is equal to or greater than a predetermined threshold value and outputs a synchronizing detection signal. Horizontal sync signal detection device. 제1항에 있어서, 상기 상관도 연산부(20)는 입력되는 데이타 신호를 설정된 기간 동안 지연시킨 후 지연된 데이타신호를 출력하는 지연부(22)와; 상기 지연부(22)로부터의 지연 신호를 입력받아 그 지연 신호에 기준 신호인 승산 계수를 승산하여 결과값을 출력하는 승산부(24); 및 상기 승산부(24)로부터의 승산 신호를 입력받아 가산하는 가산부(26)로 구성된 것을 특징으로 하는 데이타 세그먼트 동기 신호 및 수평동기 신호 검출 장치.2. The apparatus of claim 1, wherein the correlation calculator (20) comprises: a delay unit (22) for delaying the input data signal for a set period of time and then outputting the delayed data signal; A multiplier 24 for receiving a delay signal from the delay unit 22 and multiplying the delay signal by a multiplication factor that is a reference signal to output a result value; And an adder (26) which receives and adds a multiplication signal from the multiplier (24). 제2항에 있어서, 상기 지연부(22)는 제1지연기(22-1), 제2지연기(22-2), 제3지연기(22-3), …, 제n지연기(22-n) 등 다수개의 지연기로 구성되어 있는 것을 특징으로 하는 데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치.3. The delay unit (22) according to claim 2, wherein the delay unit (22) includes a first delay unit (22-1), a second delay unit (22-2), a third delay unit (22-3),. And a plurality of delay units such as an n-th delay unit (22-n). 제2항에 있어서, 상기 승산부(24)는 제1승산기(24-1), 제2승산기(24-2), 제3승산기(24-3),…, 제n승산기(24-n) 등 다수개의 승산기로 구성되어 있는 것을 특징으로 하는 데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치.3. The multiplier 24 according to claim 2, wherein the multiplier 24 includes: a first multiplier 24-1, a second multiplier 24-2, a third multiplier 24-3,. And a multiplier such as an n-th multiplier (24-n). 제2항에 있어서, 상기 가산부(26)는 제1가산기(26-1), 제2가산기(26-2), 제3가산기(26-3),…, 제n가산기(26-n) 등 다수개의 가산기로 구성되어 있는 것을 특징으로 하는 데이타 세그먼트 동기 신호 및 수평 동기 신호 검출 장치.3. The adder (26) according to claim 2, wherein the adder (26) includes a first adder (26-1), a second adder (26-2), a third adder (26-3),. And a plurality of adders such as an n-th adder (26-n). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950045879A 1995-11-30 1995-11-30 Data segment sync. signal and horizontal sync. signal detecting apparatus KR0169676B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950045879A KR0169676B1 (en) 1995-11-30 1995-11-30 Data segment sync. signal and horizontal sync. signal detecting apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950045879A KR0169676B1 (en) 1995-11-30 1995-11-30 Data segment sync. signal and horizontal sync. signal detecting apparatus

Publications (2)

Publication Number Publication Date
KR970031971A true KR970031971A (en) 1997-06-26
KR0169676B1 KR0169676B1 (en) 1999-03-20

Family

ID=19437237

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950045879A KR0169676B1 (en) 1995-11-30 1995-11-30 Data segment sync. signal and horizontal sync. signal detecting apparatus

Country Status (1)

Country Link
KR (1) KR0169676B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100492467B1 (en) * 2000-12-14 2005-06-02 매그나칩 반도체 유한회사 A segment and field sync recovery device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100492467B1 (en) * 2000-12-14 2005-06-02 매그나칩 반도체 유한회사 A segment and field sync recovery device

Also Published As

Publication number Publication date
KR0169676B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR970057940A (en) Synchronization signal generation circuit and compressed video signal processing device
DK0575346T3 (en) Method and apparatus for producing graphic images
KR930001678A (en) Noise Detection Algorithm in Video Signal
KR870001725A (en) Video signal processing device
KR970004808A (en) Apparatus and method for generating data segment synchronization signal
KR970031971A (en) Data segment sync signal and horizontal sync signal detection device
KR960042421A (en) Fourier transform arithmetic unit and method
KR960038757A (en) Image signal processing device for skew compensation and noise reduction
KR960035348A (en) Affine transformation device for 3D graphics processing
KR970031825A (en) Data field sync signal and ghost cancellation reference signal generator
SU752314A1 (en) Device for synchronizing computing system
KR960036348A (en) Noise reduction circuit
KR860008688A (en) Digital correlation indicator
KR970032341A (en) Chip Mounter Image Processing Equipment
KR960036727A (en) Affine transformation device for 3D color graphics processing
KR960036762A (en) Affine Converter for Color Graphics Parallel Processing
KR960036716A (en) Affine Converter for 3D Graphics Parallel Processing
KR950035106A (en) Digital signal processing apparatus and method, digital signal generator
KR970068681A (en) Noise suppression circuit using motion information of image
KR970056909A (en) Horizontal Sync Signal Generator of Video Signal
KR890017971A (en) Double-densification device for images considering motion components
KR970057900A (en) Time information data generator of system encoder
KR970022649A (en) Clamp Pulse Generation Circuit
KR960030607A (en) Block Synchronization Circuit of Digital Microwave Transmitter
KR970009195A (en) Image converter using horizontal synchronous signal counter

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111004

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20121002

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee