KR970029020A - Multiplier for optimizing coefficients of FIR filter - Google Patents

Multiplier for optimizing coefficients of FIR filter Download PDF

Info

Publication number
KR970029020A
KR970029020A KR1019950039739A KR19950039739A KR970029020A KR 970029020 A KR970029020 A KR 970029020A KR 1019950039739 A KR1019950039739 A KR 1019950039739A KR 19950039739 A KR19950039739 A KR 19950039739A KR 970029020 A KR970029020 A KR 970029020A
Authority
KR
South Korea
Prior art keywords
multiplier
power
data
shifter
fir filter
Prior art date
Application number
KR1019950039739A
Other languages
Korean (ko)
Inventor
남재욱
염왕섭
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950039739A priority Critical patent/KR970029020A/en
Publication of KR970029020A publication Critical patent/KR970029020A/en

Links

Landscapes

  • Filters That Use Time-Delay Elements (AREA)

Abstract

본 발명은 2의 멱수로 최적화되어 있는 계수의 승수에 따라 입력된 정보 데이터를 시프트하여 출력함과 동시에 계수의 부호를 출력하는 배럴 시프터부와, 상기 배럴 시프터부에서 출력되는 데이터와 계수의 부호 및 입력된 정보 데이터를 가산하는 가산부로 구성되어, 계수를 2의 멱수로 최적화 시키고 시프터를 사용함으로써 적은 수의 가산기로 곱셈기능을 수행할 수 있는 것으로, 이것은 정보가 2진수로 처리되고 있으므로 2의 멱수 곱은 정보의 시프터로 처리할 수 있기 때문에 2mxdata는 +m일 경우 data를 왼쪽으로 m만큼 이동한 결과와 같고, -m일 경우는 data를 오른쪽으로 m만큼 이동한 결과와 같으므로 계수를 2의 멱수로 최적화 할 수 있다면 시프터를 이용하여 곱셈기를 대신하고 이 결과들을 덧셈기에서 더함으로써 최종 출력을 얻을 수 있어 Chip 영역을 상대적으로 많이 줄일 수 있는 FIR 필터의 최적화 계수 연산을 위한 곱셈기에 관한 것이다.The present invention provides a barrel shifter unit for shifting and outputting input information data according to a multiplier of coefficients optimized to power of 2, and outputting a sign of a coefficient, a sign of data and coefficients outputted from the barrel shifter unit, It consists of an adder that adds the input information data, and by optimizing the coefficient to a power of 2 and using a shifter, the multiplication function can be performed with a small number of adders, which is a power of 2 because the information is processed in binary. Since the product can be processed as a shifter of information, 2 m xdata is the same as the result of moving data to the left by m for + m, and -m is the same as the result of moving the data by m to the right. If you can optimize by the power of, you can get the final output by shifting the multiplier using the shifter and adding these results from the adder. The present invention relates to a multiplier coefficient for optimizing operation of the FIR filter can be reduced to relatively large.

Description

FIR 필터의 최적화 계수 연산을 위한 곱셈기Multiplier for optimizing coefficients of FIR filter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 따른 FIR 필터의 최적화 계수 연산을 위한 곱셈기의 블록도,2 is a block diagram of a multiplier for calculating optimization coefficients of an FIR filter according to the present invention;

제3도는 본 발명에 의한 FIR 필터의 최적화 계수 연산을 위한 곱셈기의 나타낸 도면.3 is a diagram showing a multiplier for calculating an optimization coefficient of an FIR filter according to the present invention.

Claims (1)

2의 멱수로 최적화되어 있는 계수의 승수에 따라 입력된 정보 데이터를 시프트하여 출력함과 동시에 계수의 부호를 출력하는 배럴 시프터부와, 상기 배럴 시프터부에서 출력되는 데이터와 계수의 부호 및 입력된 정보 데이터를 가산하는 가산부로 구성된 것을 특징으로 하는 FIR 필터의 최적화 계수 연산을 위한 곱셈기.A barrel shifter unit for shifting and outputting the inputted information data according to a multiplier of coefficients optimized with powers of 2 and outputting the sign of the coefficients; A multiplier for calculating the optimization coefficient of the FIR filter, characterized by comprising an adder for adding data. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950039739A 1995-11-04 1995-11-04 Multiplier for optimizing coefficients of FIR filter KR970029020A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950039739A KR970029020A (en) 1995-11-04 1995-11-04 Multiplier for optimizing coefficients of FIR filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950039739A KR970029020A (en) 1995-11-04 1995-11-04 Multiplier for optimizing coefficients of FIR filter

Publications (1)

Publication Number Publication Date
KR970029020A true KR970029020A (en) 1997-06-26

Family

ID=66587432

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950039739A KR970029020A (en) 1995-11-04 1995-11-04 Multiplier for optimizing coefficients of FIR filter

Country Status (1)

Country Link
KR (1) KR970029020A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100746856B1 (en) * 2005-12-06 2007-08-07 한국전자통신연구원 Multiplierless FIR Digital Filter and Method for Design thereof
US7933943B2 (en) 2005-12-06 2011-04-26 Electronics And Telecommunications Research Institute Multiplierless FIR digital filter and method of designing the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100746856B1 (en) * 2005-12-06 2007-08-07 한국전자통신연구원 Multiplierless FIR Digital Filter and Method for Design thereof
US7933943B2 (en) 2005-12-06 2011-04-26 Electronics And Telecommunications Research Institute Multiplierless FIR digital filter and method of designing the same

Similar Documents

Publication Publication Date Title
Guo et al. Two high-performance adaptive filter implementation schemes using distributed arithmetic
Vun et al. A new RNS based DA approach for inner product computation
Tummeltshammer et al. Time-multiplexed multiple-constant multiplication
Jyothi et al. ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
Skavantzos et al. Implementation issues of the two-level residue number system with pairs of conjugate moduli
KR960701409A (en) Direct finite impulse response filter and how to calculate scalar product in it
HK1099095A1 (en) An apparatus and a system for performing operations of multimedia applications and a method for performing the same
KR950015064A (en) Galoa field multiplication method and circuit
KR960702212A (en) A method of multiplying binary input signals by tap coefficients in a crossover digital finite impulse response filter and designing circuit arrangement and crossover digital filter
KR920003151A (en) High speed multiplier
Pieper et al. Efficient Dedicated Multiplication Blocks for 2's Complement Radix-2m Array Multipliers.
KR970029020A (en) Multiplier for optimizing coefficients of FIR filter
US5870322A (en) Multiplier to selectively perform unsigned magnitude multiplication or signed magnitude multiplication
CN100392584C (en) Carry save adder and its system
Goel et al. Novel architecture for area and delay efficient vedic multiplier
SE9203683D0 (en) DEVICE FOR CONVERSION OF A BINARY FLOAT NUMBER TO A 2-LOGARITHM IN BINAER FORM OR vice versa
KR950033806A (en) Multiplier Using Booth Algorithm
Sowmya et al. A 6tap Fir Filter Implementation Using Modified Bachet Architecture For Reduced Mapped Resources
Hu et al. Comparison of constant coefficient multipliers for CSD and booth recoding
JPH0635673A (en) Multiplying method and circuit
Sahoo et al. Multichannel Filters for Wireless Networks: Lookup-Table-Based Efficient Implementation
Singh et al. FPGA Implementation of High Speed Multiplier with Optimized Reduction Phase
KR970001370B1 (en) 54 bit multiplier
KR0153759B1 (en) Circuit of high speed multiplication and involution
Asher et al. Extending Booth algorithm to multiplications of three numbers on FPGAs

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination