KR960036765A - Update processing circuit of information table in MPEG2 decoder - Google Patents

Update processing circuit of information table in MPEG2 decoder Download PDF

Info

Publication number
KR960036765A
KR960036765A KR1019950005331A KR19950005331A KR960036765A KR 960036765 A KR960036765 A KR 960036765A KR 1019950005331 A KR1019950005331 A KR 1019950005331A KR 19950005331 A KR19950005331 A KR 19950005331A KR 960036765 A KR960036765 A KR 960036765A
Authority
KR
South Korea
Prior art keywords
version number
storage unit
unit
information table
stored
Prior art date
Application number
KR1019950005331A
Other languages
Korean (ko)
Other versions
KR100189351B1 (en
Inventor
박용준
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950005331A priority Critical patent/KR100189351B1/en
Publication of KR960036765A publication Critical patent/KR960036765A/en
Application granted granted Critical
Publication of KR100189351B1 publication Critical patent/KR100189351B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/80—Generation or processing of content or additional data by content creator independently of the distribution process; Content per se
    • H04N21/83—Generation or processing of protective or descriptive data associated with content; Content structuring
    • H04N21/84—Generation or processing of descriptive data, e.g. content descriptors
    • H04N21/8402—Generation or processing of descriptive data, e.g. content descriptors involving a version number, e.g. version number of EPG data
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/44—Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • H04N21/4343—Extraction or processing of packetized elementary streams [PES]

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

본 발명은 MPEG2-시스템부에서 다중화되어 전송되는 TS패킷(transport packer)을 송신받아 소정프로그램을 분리하여 각 디코더부에서 복호하는 데 필요한 각종 정보테이블(pat 및 PMT)을 저장하고, 이 저장된 정보테이블을 주기적으로 전송받는 최신 정보테이블로 갱신하여 주게 된 MPEG2 디코더에서 정보테이블의 갱신처리회로에 관한 것으로, 외부로부터 입력된 버전번호를 제1버전번호저장부(40)에 저장된 데이타와 비교하여 입력된 버전번호가 큰 겨우에는 제2 버전번호저장부(42)에 저장하고 그에 따른 제어신호를 출력하는 한편 current_next_indicator신호가 입력되면 상기 제2 버전번호저장부(42)에 저장된데이타를 제1버전번호저장부(40)로 이동시키게 된 버전번호처리부(44)와; 외부로부터 입력된 정보테이블을 상기 버전번호처리부(44)의 제어신호에 의해 제1 저장부(46) 또는 제2 저장부(48)에 저장하는 한편 current_next_indicato신호가 입력되면 상기 제2 저장부(48)에 저장된 데이타를 상기 제1 저장부(46)로 이동시키기게 된 기록제어부(50)로 구성된 것이다.The present invention stores various information tables (pat and PMT) necessary for receiving a TS packet (multiplied by the MPEG2-system unit) and transmitting a TS packet (separated from the MPEG-2 system unit) to separate a predetermined program and to decode each decoder unit. This is related to the update processing circuit of the information table in the MPEG2 decoder which periodically updates the information table to the latest information table. The version number inputted from the outside is compared with the data stored in the first version number storage unit 40. If the version number is large, the first version number is stored in the second version number storage unit 42 and outputs a control signal accordingly, and when the current_next_indicator signal is input, the data stored in the second version number storage unit 42 is stored in the first version number. A version number processing unit 44 moved to the unit 40; The information table input from the outside is stored in the first storage unit 46 or the second storage unit 48 by the control signal of the version number processing unit 44, and when the current_next_indicato signal is input, the second storage unit 48 ) And a recording control unit 50 to move the data stored in the first storage unit 46 to the first storage unit 46.

Description

MPEG2 디코더에서 정보테이블의 갱신처리회로Update processing circuit of information table in MPEG2 decoder

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 MPEG2의 인코더 모델을 도시한 블럭구성도, 제2도는 MPEG2의 디코더 모델을 도시한 블럭구성도, 제3도는 본 발명에 따른 MPEG2 디코더에서 정보테이블의 갱신처리회로 전체 구성을 도시한 블럭도, 제4도는 본 발명에 따른 MPEG2 디코더에서 정보테이블의 갱신처리회로의 동작을 설명한 순서도이다.1 is a block diagram showing an encoder model of MPEG2, FIG. 2 is a block diagram showing a decoder model of MPEG2, and FIG. 3 is a block diagram showing the overall configuration of the update processing circuit of the information table in the MPEG2 decoder according to the present invention. 4 is a flowchart for explaining the operation of the update processing circuit of the information table in the MPEG2 decoder according to the present invention.

Claims (1)

외부로부터 입력된 버전번호를 제1버전번호를 제1버전번호저장부(40)에 저장된 데이타와 비교하여 입력된 버전번호가 큰 경우에는 제2버전번호저장부(42)에 저장하고 그에 따른 제어 신허를 출력하는 한편 current_next_indicator신호가 입력되면 상기 제2버전번호처리부(42)에 저장된 데이타를 상기 제1버전번호전화부(40)로 이동시키게 된 버전번호처리부(44)와; 외부로부터 입력된 정보테이블을 상기 버전번호처리부(44)의 제어신호에 의해 제1저장부(46) 또는 제2저장부(48)에 저장하는 한편 current_next_indicato신호가 입력되면 상기 제2저장부(48)에 저장된 데이타를 상기 제1저장부(46)로 이동시키게 된 기록제어부(50)로 구성된 MPEG2 디코더에서 정보테이블의 갱신처리회로.If the version number inputted from the outside is compared with the data stored in the first version number storage unit 40 by comparing the first version number with the version number stored in the second version number storage unit 42 and control accordingly. A version number processor 44 for outputting a license and moving data stored in the second version number processor 42 to the first version number telephone unit 40 when a current_next_indicator signal is input; The information table input from the outside is stored in the first storage unit 46 or the second storage unit 48 by the control signal of the version number processing unit 44, and when the current_next_indicato signal is input, the second storage unit 48 And an information table update processing circuit in the MPEG2 decoder composed of a recording controller (50) for moving data stored in the first storage unit (46). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950005331A 1995-03-15 1995-03-15 Circuit for updating information table in mpeg2 decoder KR100189351B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950005331A KR100189351B1 (en) 1995-03-15 1995-03-15 Circuit for updating information table in mpeg2 decoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950005331A KR100189351B1 (en) 1995-03-15 1995-03-15 Circuit for updating information table in mpeg2 decoder

Publications (2)

Publication Number Publication Date
KR960036765A true KR960036765A (en) 1996-10-28
KR100189351B1 KR100189351B1 (en) 1999-06-01

Family

ID=19409816

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950005331A KR100189351B1 (en) 1995-03-15 1995-03-15 Circuit for updating information table in mpeg2 decoder

Country Status (1)

Country Link
KR (1) KR100189351B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007064159A1 (en) * 2005-12-02 2007-06-07 Electronics And Telecommunications Research Institute Method for providing 3d contents service based on digital broadcasting

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007064159A1 (en) * 2005-12-02 2007-06-07 Electronics And Telecommunications Research Institute Method for providing 3d contents service based on digital broadcasting

Also Published As

Publication number Publication date
KR100189351B1 (en) 1999-06-01

Similar Documents

Publication Publication Date Title
KR920004996A (en) Electronic device
KR830008282A (en) Control method of electronic device
KR900003705A (en) Part and time correction method
DE59406518D1 (en) CIRCUIT ARRANGEMENT FOR SAFETY-CRITICAL CONTROL SYSTEMS
DE69332070D1 (en) Control circuit for Galois field
KR920019168A (en) Image Stabilizer
KR830007002A (en) Digital signal processor
KR840006092A (en) Memory protection test method and execution circuit
KR910004020A (en) Television set
KR920009094A (en) Digital signal processing device
KR960036765A (en) Update processing circuit of information table in MPEG2 decoder
KR910017759A (en) Sequence Action Logic Device
KR960028571A (en) Cutting error compensation device
KR920007461A (en) Field decision circuit
KR960011842A (en) Data encoder
KR910005570A (en) Programmable Subframe PWM Circuit
KR890012220A (en) Code conversion circuit
DE69205522D1 (en) Input buffer circuit.
KR970055599A (en) Transmission data organization
KR930022173A (en) Microcomputer
KR970025150A (en) Transmission decoder
KR890015602A (en) Magnetic recording device
KR920022764A (en) Telephone device
KR910017258A (en) Error code display device such as a malfunction
KR910009063A (en) Video signal processing device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110103

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee