KR960036311A - A sawtooth voltage generation circuit, a parabola wave voltage generation circuit, and a monitor device - Google Patents

A sawtooth voltage generation circuit, a parabola wave voltage generation circuit, and a monitor device Download PDF

Info

Publication number
KR960036311A
KR960036311A KR1019960005296A KR19960005296A KR960036311A KR 960036311 A KR960036311 A KR 960036311A KR 1019960005296 A KR1019960005296 A KR 1019960005296A KR 19960005296 A KR19960005296 A KR 19960005296A KR 960036311 A KR960036311 A KR 960036311A
Authority
KR
South Korea
Prior art keywords
generation circuit
voltage generation
clock
counter
wave voltage
Prior art date
Application number
KR1019960005296A
Other languages
Korean (ko)
Other versions
KR100267046B1 (en
Inventor
요시아끼 미우라
Original Assignee
다까노 야스아끼
상요덴기 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 다까노 야스아끼, 상요덴기 가부시끼가이샤 filed Critical 다까노 야스아끼
Publication of KR960036311A publication Critical patent/KR960036311A/en
Application granted granted Critical
Publication of KR100267046B1 publication Critical patent/KR100267046B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H03K4/085—Protection of sawtooth generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/04—Generating pulses having essentially a finite slope or stepped portions having parabolic shape
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

본 발명은 시상수 회로를 이용하지 않는 톱니파전압 발생 회로 및 파라볼라 전압 발생 회로, 그리고 모니터 장치를 제공한다.The present invention provides a sawtooth voltage generation circuit, a parabola voltage generation circuit, and a monitor device which do not use a time constant circuit.

발생시켜야 할 톱니파 전압을 소정 위상으로 분할한 각 위상 범위내의 초기치를 저장하는 ROM(1), 주파수가 다른 클럭 f1, f2, f3, f4,f5를 전환하는 전환 회로(3), ROM(1)의 내용 및 전환 회로(3)로부터의 클럭이 입력되는 8비트 업카운터(2), 전환 회로(3)로부터 클럭이 입력되고 오버플로 신호를 8비트 업카운터(2)로 보내는 4비트 업카운터, 및 업카운터(2, 4)의 카운트 데이타가 입력되는 디지탈/아날로그 변환기(5)를 구비한다.ROM (1) storing the initial value in each of the phase ranges obtained by dividing a sawtooth wave voltage to be generated at a predetermined phase, frequency, another clock f 1, f 2, f 3, f 4, a switching circuit for switching the f 5 (3) An 8-bit up counter 2 to which the contents of the ROM 1 and a clock from the switching circuit 3 are inputted and a clock which is inputted from the switching circuit 3 and which sends an overflow signal to the 8-bit up counter 2 A 4-bit up counter, and a digital / analog converter 5 to which count data of the up counters 2 and 4 are input.

Description

톱니파 전압 발생회로, 파라볼라파 전압 발생 회로 및 모니터 장치A sawtooth voltage generation circuit, a parabola wave voltage generation circuit, and a monitor device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제1도는 본 발명에 따른 톱니파 전압 발생 회로의 구성을 도시하는 블럭도, 제4도는 본 발명에 따른 파라볼라파 전압 발생 회로의 구성을 도시하는 블럭도.FIG. 1 is a block diagram showing a configuration of a sawtooth voltage generator circuit according to the present invention; FIG. 4 is a block diagram showing a configuration of a parabola wave voltage generator circuit according to the present invention;

Claims (3)

발생시켜야 할 톱니 전압을 소정 위상으로 분할한 각 위상 범위내 톱니파 전압의 초기치를 저장하는 저장부, 다른 주파수의 클럭을 택일적으로 선택하는 선택부, 산기 저장부의 내용 및 상기 선택부가 선택한 카운트 대상의 클럭을 입력해야 할 업카운트, 및 이 업카운터의 카운트 데이타를 디지탈/아날로그 변환하는 변환부를 구비한 것을 특징으로 하는 톱니파 전압 발생 회로.A storage unit for storing an initial value of a sawtooth voltage within each phase range obtained by dividing a saw tooth voltage to be generated into a predetermined phase, a selection unit for alternatively selecting a clock of another frequency, An up-count to which a clock is to be input, and a converter for digitally / analog-converting the count data of the up-counter. 파라볼라파 전압을 소정 위상으로 분할한 각 위상 범위내 파라볼라파 전압의 초기치를 저장하는저장부, 다른 주파수의 클럭을 택일적으로 선택하는 선택부, 상기 저장부의 내용 및 상기 선택부가 선택한 카운트대상의 클럭을 입력해야 할 업다운 카운터, 및 이 업다운 카운터의 카운트 데이터를 디지탈/아날로그 변환하는 디지탈/아날로그 변환구 구비한 것을 특징으로 하는 파라볼라파 전압 발생 회로.A storage unit for storing an initial value of a parabola wave voltage in each phase range obtained by dividing a parabola wave voltage into a predetermined phase; a selection unit for alternatively selecting a clock of another frequency; And a digital / analog converter for performing digital / analog conversion of the count data of the up / down counter. 제1항에 의한 톱니파 전압 발생 회로 및 제2항에 의한 파라볼라파 전압 발생 회로를 구비한 모니터 장치.A sawtooth voltage generation circuit according to claim 1 and a monitor device having a parabola wave voltage generation circuit according to claim 2. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960005296A 1995-03-01 1996-02-29 Sawtooth-voltage generating circuit and parabola-voltage generating circuit and monitor device KR100267046B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7042130A JPH08242150A (en) 1995-03-01 1995-03-01 Saw tooth voltage generation circuit, parabolic voltage generation circuit and monitoring device
JP95-042130 1995-03-01

Publications (2)

Publication Number Publication Date
KR960036311A true KR960036311A (en) 1996-10-28
KR100267046B1 KR100267046B1 (en) 2000-09-15

Family

ID=12627362

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960005296A KR100267046B1 (en) 1995-03-01 1996-02-29 Sawtooth-voltage generating circuit and parabola-voltage generating circuit and monitor device

Country Status (4)

Country Link
JP (1) JPH08242150A (en)
KR (1) KR100267046B1 (en)
CN (1) CN1097879C (en)
TW (1) TW296509B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI456880B (en) 2012-11-19 2014-10-11 Ind Tech Res Inst Switch circuit

Also Published As

Publication number Publication date
JPH08242150A (en) 1996-09-17
KR100267046B1 (en) 2000-09-15
CN1143859A (en) 1997-02-26
CN1097879C (en) 2003-01-01
TW296509B (en) 1997-01-21

Similar Documents

Publication Publication Date Title
US7064616B2 (en) Multi-stage numeric counter oscillator
KR960012737A (en) Phase Locked Circuit (PLL) System Clock Generators that Instantly Shift Clock Frequency
EP0158538B1 (en) Method and circuit for generating a time varying signal
KR960024805A (en) Clock generator
KR890007499A (en) Digital oscillator
KR940006348A (en) D / A Inverter and A / D Inverter
KR960036311A (en) A sawtooth voltage generation circuit, a parabola wave voltage generation circuit, and a monitor device
KR0152093B1 (en) Sinusoidal wave generating apparatus using the up/down counter
KR940010505A (en) Signal generator
KR970055559A (en) Noise Reduction Method for PLL Circuit and PLL Circuit
KR970055364A (en) Digitally Controlled Multi-Frequency Generator
KR960008476A (en) Microcomputer reset device
JPH07502151A (en) Arbitrary waveform generator structure
KR970008827A (en) Frequency Multiplier Using Digital / Analog Converter
KR960006299A (en) Phase locked loop device
SU575640A1 (en) Digital sine generator
KR0117571Y1 (en) Generating circuit of charging signal
SU748842A1 (en) Pulsed frequency converter
SU1686693A1 (en) Synthesizer of signals with preset phase variation law
SU702506A1 (en) Wide range phase shift calibrator
JPH0320808A (en) Direct digital synthesizer
KR950002227A (en) Frequency multiplier
KR970066587A (en) Timing generator for multiple reference oscillators
KR940020695A (en) Pre-tuned phase locked circuit
KR940023016A (en) Digital Control Oscillator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050623

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee