KR960004977Y1 - Dynamic focus output circuit - Google Patents

Dynamic focus output circuit Download PDF

Info

Publication number
KR960004977Y1
KR960004977Y1 KR2019900001698U KR900001698U KR960004977Y1 KR 960004977 Y1 KR960004977 Y1 KR 960004977Y1 KR 2019900001698 U KR2019900001698 U KR 2019900001698U KR 900001698 U KR900001698 U KR 900001698U KR 960004977 Y1 KR960004977 Y1 KR 960004977Y1
Authority
KR
South Korea
Prior art keywords
transistor
dynamic focus
output circuit
resistor
collector
Prior art date
Application number
KR2019900001698U
Other languages
Korean (ko)
Other versions
KR910016029U (en
Inventor
김정식
Original Assignee
대우전자 주식회사
김용원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사, 김용원 filed Critical 대우전자 주식회사
Priority to KR2019900001698U priority Critical patent/KR960004977Y1/en
Publication of KR910016029U publication Critical patent/KR910016029U/en
Application granted granted Critical
Publication of KR960004977Y1 publication Critical patent/KR960004977Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/26—Modifications of scanning arrangements to improve focusing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/18—Generation of supply voltages, in combination with electron beam deflecting

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내용없음.None.

Description

다이나믹 포커스(Dynamic Focus) 출력회로Dynamic Focus Output Circuit

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

제2도는 종래의 회로도.2 is a conventional circuit diagram.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 음극선관 Q1-Q2: 트랜지스터1: cathode ray tube Q 1 -Q 2 : transistor

R1-R6: 저항 C1-C2: 콘덴서R 1 -R 6 : Resistor C 1 -C 2 : Capacitor

D : 다이오드D: Diode

본 고안은 텔레비젼 수상기나 모니터에 있어서 전화면의 초점을 정확히 하여 화면의 선명도를 높일 수 있는 다이나믹 포커스 출력회로에 관한 것이다.The present invention relates to a dynamic focus output circuit capable of increasing the sharpness of a screen by accurately focusing the full screen on a television receiver or a monitor.

일반적으로 수상기나 모니터의 화면이 커지게 되면 전화면의 초점이 좋지 못하고 중앙부의 초점이 좋으면 외곽부 초점이 나빠지게 되므로 이를 피하기 위해 포커스 전압을 중앙부와 외곽부에 차이를 두어 전압을 걸어주는 다이나믹 포커스 회로가 필요하게 된다. 따라서 종래에는 수직편향 주기의 포물선과 수평 편향 주기의 포물선을 변조하여 이를 수백볼트의 파형으로 증폭하여 음극선관의 포커스 전극에 인가하게 된다. 이렇게 수백볼트의 파형으로 증폭하기 위해서는 제2도와 같은 회로로 증폭하게 되는데 이는 수백 볼트의 + 바이어스 전압과 높은 증폭률로 고전력 고저항치의 저항(R5)(R6)이 필요하여 높은 열이 발생하고 부피가 커지는 문제점이 발생되었던 것이다. 따라서 본 고안은 상기와 같은 문제점을 해결하기 위하여 안출된 것으로서 트랜지스터, 저항 및 다이오드 그리고 콘덴서로서 간단한 다이나믹 포커스 회로를 제공하여 고열의 발생과부피를 줄여 선명한 화질을 공급하고자 하는데 본 고안의 목적이 있는 것이다.In general, when the screen of the receiver or the monitor becomes large, the focus of the full screen is poor and the focus of the center part is poor. A circuit is needed. Therefore, in the related art, a parabola of a vertical deflection period and a parabola of a horizontal deflection period are modulated and amplified into a waveform of several hundred volts and applied to a focus electrode of a cathode ray tube. In order to amplify a waveform of several hundred volts, it is amplified by a circuit as shown in FIG. 2, which requires high power and high resistance resistors (R 5 ) (R 6 ) with a positive bias voltage of several hundred volts and a high amplification rate. The problem that the bulky was generated. Therefore, the present invention was devised to solve the above problems, and provides a simple dynamic focus circuit as a transistor, a resistor, a diode, and a capacitor to provide a clear image quality by reducing the generation and volume of high heat. .

이하 첨부된 도면에 의해 상세히 설명하면 다음과 같다.Hereinafter, described in detail by the accompanying drawings as follows.

제1도에서와 같이 +B 전압을 트랜지스터(Q) 콜렉터측과 또한 저항(R1)(R2)으로 분활하여 트랜지스터(Q1)베이스단으로 각각 인가하되 에미터측에는 다이오드(D)를 거쳐 베이스단과 음극선관(1) 및 저항(R3)을 접속함과 동시에 트랜지스터(Q1)베이스 측에 연결된 콘덴서(C1)와 저항(R2)(R3)은 통상의 포커스 회로인 트랜지스터(Q2) 콜렉터에 연결하여서된 다이나믹 포커스 회로인 것이다.As shown in FIG. 1, the + B voltage is divided into the transistor Q collector side and the resistors R 1 (R 2 ) and applied to the base of the transistor Q 1 , respectively, through the diode D on the emitter side. The capacitor C 1 and the resistor R 2 (R 3 ) connected to the base terminal, the cathode ray tube 1 and the resistor R 3 , and connected to the base of the transistor Q 1 are connected to a transistor which is a conventional focus circuit ( Q 2 ) It is a dynamic focus circuit connected to the collector.

상기와, 같은 구성으로 이루어진 본 고안의 작용효과를 설명하면 다음과 같다.Referring to the effect of the present invention made of the same configuration as described above are as follows.

먼저 트랜지스터(Q2) 베이스에 수직, 수평 편향신호가 인가되면 턴온상태가 되는데 이때 +B 전압이 저항(R1)(R2)에 의해 분활되어 트랜지스터(Q1) 베이스에 바이어스 전압을 걸어 도통상태로 만들게 됨에 따라 트랜지스터(Q2)의 콜렉터 전류를 전압으로 변화시켜주어 종래의 저항(R5)(R6)과 동일한 효과를 낸다. 또한 +B 전압은(Q1)의 콜렉터에서 에미터로 홀러 저항(R3)을 통하여 트랜지스터(Q2) 콜렉터로 전달되어 편양신호가 변형되며 이럴 때 트랜지스터(Q2) 콜렉터 전류가 증가하면 다이오드(D)를 통해 트랜지스터(Q1) 베이스의 바이어스 전압이 감소하고 따라서 에미터 전위도 감소한다.반대로 트랜지스터(Q2)의 콜렉터 전류가 감소하면 트랜지스터(Q1) 베이스의 전위는 증가하고 이에 트랜지스터(Q1) 에미터 전위도 증가하게 된다. 그러므로 수직, 수평편향 주기의 포물선을 변조하여 트랜지스터(Q1)(Q2)에 의해 수백볼트의 파형으로 증폭 시켜 음극선관(1)의 포커스 전극에 인가함으로서 전체 화면에 중앙부와 외곽부에 차이를 두어 전압을 걸게 되어 정확한 초점을 형성하게 됨에 따라 선명한 화질을 공급할 수 있는 것이다.First, when the vertical and horizontal deflection signals are applied to the base of the transistor Q 2 , the signal is turned on. In this case, the + B voltage is divided by the resistors R 1 and R 2 to apply a bias voltage to the base of the transistor Q 1 . As a result, the collector current of the transistor Q 2 is changed to a voltage, thereby producing the same effect as the conventional resistors R 5 and R 6 . In addition, the + B voltage is transferred from the collector of (Q 1 ) to the emitter to the transistor (Q 2 ) collector through the hauler resistor (R 3 ) so that the polarization signal is deformed. In this case, when the transistor (Q 2 ) collector current increases, the diode Through (D), the bias voltage at the base of transistor Q 1 decreases and hence the emitter potential. In contrast, as the collector current of transistor Q 2 decreases, the potential of transistor Q 1 base increases and thus (Q 1 ) The emitter potential also increases. Therefore, by modulating the parabola of the vertical and horizontal deflection period, amplifying the waveform by several hundred volts by the transistors Q 1 and Q 2 and applying it to the focus electrode of the cathode ray tube 1, the difference between the center part and the outer part of the entire screen is displayed. It puts a voltage on it to form an accurate focus, so it can supply clear picture quality.

이상에서 상술한 바와같이 작용하는 본 고안은 트랜지스터(Q1)와 저항(R1-R2)및 다이오드(D) 그리고 콘덴서 (C1)로서 다이나믹 포커스 회로를 구성함으로서 텔레비젼 수상기나 모니터 화면이 커질경우 수직 편향 주기를 변조 및 증폭하여 종래의 회로와 동일한 효과를 획득할 수 있음은 물론 고열의 발생을 방지하고 부피를 현저히 줄일 수 있어 신뢰성 향상에 크게 기여할 수 있는 유용한 고안인 것이다.The present invention, which operates as described above, constitutes a dynamic focus circuit as transistors Q 1 , resistors R 1 -R 2 , diodes D, and capacitors C 1 , thereby increasing the size of a television receiver or monitor screen. In this case, it is possible to obtain the same effect as the conventional circuit by modulating and amplifying the vertical deflection period, as well as preventing the occurrence of high heat and significantly reducing the volume, which is a useful design that can greatly contribute to improved reliability.

Claims (1)

+B 전압을 트랜지스터(Q1) 콜렉터 측과 또한 저항(R1)(R2)으로 분활하여 트랜지스터(Q1) 베이스단으로 각각 인가하되 에미터 측에는 다이오드(D)를 거쳐 베이스단과 음극선관(1) 및 저항(R3) 을 접속함과 동시에 트랜지스터(Q1) 베이스 측에 연결된 콘덴서(C1)와 저항(R2)(R3)은 통상의 포커스 회로인 트랜지스터(Q2) 콜렉터에 연결하여서 된것을 특징으로 하는 다이나믹 포커스 회로.The + B voltage is divided into the transistor (Q 1 ) collector side and the resistor (R 1 ) (R 2 ) and applied to the transistor (Q 1 ) base end, respectively, while the emitter side passes through the diode (D) to the base end and the cathode ray tube ( 1) and resistor (R 3 ) are connected, and capacitor (C 1 ) and resistor (R 2 ) (R 3 ) connected to transistor (Q 1 ) base side are connected to transistor (Q 2 ) collector which is a conventional focus circuit. Dynamic focus circuit characterized in that the connection.
KR2019900001698U 1990-02-16 1990-02-16 Dynamic focus output circuit KR960004977Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900001698U KR960004977Y1 (en) 1990-02-16 1990-02-16 Dynamic focus output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900001698U KR960004977Y1 (en) 1990-02-16 1990-02-16 Dynamic focus output circuit

Publications (2)

Publication Number Publication Date
KR910016029U KR910016029U (en) 1991-09-25
KR960004977Y1 true KR960004977Y1 (en) 1996-06-17

Family

ID=19296015

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900001698U KR960004977Y1 (en) 1990-02-16 1990-02-16 Dynamic focus output circuit

Country Status (1)

Country Link
KR (1) KR960004977Y1 (en)

Also Published As

Publication number Publication date
KR910016029U (en) 1991-09-25

Similar Documents

Publication Publication Date Title
US3668463A (en) Raster correction circuit utilizing vertical deflection signals and high voltage representative signals to modulate the voltage regulator circuit
US3444426A (en) Horizontal sweep system with automatic raster size regulation
US4555649A (en) Cathode ray tube focusing circuitry
US4176300A (en) Deflection waveform generator
KR960004977Y1 (en) Dynamic focus output circuit
JPH09247490A (en) Delay compensating dynamic focus amplifier
US3428854A (en) Temperature compensation of deflection circuits
US3439221A (en) Deflection system with linearity correction network
US5043638A (en) Dynamic focus adjusting voltage generating circuit
US4965495A (en) Parabolic voltage generating circuit
US5956099A (en) Dynamic focus circuit and display using the same
JP3907711B2 (en) Video display device
US4692670A (en) Vertical deflection circuit
US3388285A (en) Size stabilization
US3956668A (en) Vertical deflection circuit
US3950672A (en) Circuit for producing correctly timed vertical blanking pulses from a vertical sweep circuit
US6580232B2 (en) Dynamic focus voltage amplitude controller
US3835348A (en) Television receiver deflection circuitry
JPH0354483B2 (en)
EP1003331A1 (en) Dynamic focus voltage amplitude controller and high frequency compensation
JP2814561B2 (en) Dynamic focus circuit
US3507994A (en) Television retrace blanking circuits
JPH0666897B2 (en) Video signal processor
US3944881A (en) Vertical centering control circuit
KR910003669Y1 (en) Vertical size compensating circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010529

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee