KR950031653A - Frame Buffer Using Analog Delay Element - Google Patents
Frame Buffer Using Analog Delay Element Download PDFInfo
- Publication number
- KR950031653A KR950031653A KR1019940010791A KR19940010791A KR950031653A KR 950031653 A KR950031653 A KR 950031653A KR 1019940010791 A KR1019940010791 A KR 1019940010791A KR 19940010791 A KR19940010791 A KR 19940010791A KR 950031653 A KR950031653 A KR 950031653A
- Authority
- KR
- South Korea
- Prior art keywords
- analog
- signal
- video signal
- frame buffer
- digital
- Prior art date
Links
Landscapes
- Picture Signal Circuits (AREA)
Abstract
본 발명은 입력 디지탈 영상 신호를 아나로그 지연 소자를 이용하여 소정 시간동안 지연시키는 것으로, 입력 디지탈 영상 신호를 아나로그 영상 신호로 변환하는 디지탈/아나로그 변환 회로와, 아나로그 영상 신호를 소정 시간동안 지연시키는 데이타 지연 회로와, 지연된 아나로그 영상 신호를 상기 아나로그 신호로 변환되기 이전의 디지탈 신호로 변환하는 아나로그/디지탈 변환회로를 구비한다. 따라서 입력 영상 데이타 지연용 프레임 버퍼를 보다 저렴하게 구현할 수 있다.The present invention is to delay an input digital video signal for a predetermined time by using an analog delay element. And a data delay circuit for delaying, and an analog / digital conversion circuit for converting the delayed analog video signal into a digital signal before being converted into the analog signal. Therefore, a frame buffer for delaying input image data can be implemented at a lower cost.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
도면은 본 발명에 따른 프레임 버퍼를 도시한 블럭도.Is a block diagram illustrating a frame buffer in accordance with the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940010791A KR950031653A (en) | 1994-05-17 | 1994-05-17 | Frame Buffer Using Analog Delay Element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940010791A KR950031653A (en) | 1994-05-17 | 1994-05-17 | Frame Buffer Using Analog Delay Element |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950031653A true KR950031653A (en) | 1995-12-20 |
Family
ID=66682070
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940010791A KR950031653A (en) | 1994-05-17 | 1994-05-17 | Frame Buffer Using Analog Delay Element |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950031653A (en) |
-
1994
- 1994-05-17 KR KR1019940010791A patent/KR950031653A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR830008594A (en) | Television receiver | |
KR930005478A (en) | Copper detection method and apparatus for television images obtained after film-to-TV conversion | |
KR920017371A (en) | Signal Clamp Circuits for Analog-to-Digital Converters | |
KR920007341A (en) | Method and apparatus for converting ECL signal to CMOS signal | |
KR920007360A (en) | Analog-to-digital conversion systems and methods of converting analog signals to digital signals | |
KR880000880A (en) | Comparator | |
KR890001379A (en) | Video signal processing method and converter for same | |
KR950031653A (en) | Frame Buffer Using Analog Delay Element | |
KR920001830A (en) | Input Weighted Transversal Filter | |
KR920019196A (en) | Image signal converter | |
KR920015929A (en) | Image converter | |
KR920001845A (en) | Input bias circuit of charge transfer device | |
KR920013383A (en) | Digital tape recorder | |
KR900005475A (en) | Fault suppression circuit | |
KR920003769A (en) | Surround control circuit | |
KR900019514A (en) | Video signal processing device | |
KR920011268A (en) | Image Compression Processing Equipment | |
KR960035278A (en) | Packet construction circuit for hardware packet router | |
KR940023175A (en) | Digital TV Pulse Noise Canceller | |
KR910009101A (en) | Data selector for color signal digital demodulator | |
KR900000857A (en) | Focus control circuit | |
KR920017374A (en) | Analog-to-digital converter | |
KR900002645A (en) | How to Use Teletext in Double Scanned TVs | |
KR890009175A (en) | Horizontal Synchronization Detection Circuit | |
KR930003675A (en) | Synchronization signal insertion method and circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |