KR950012708A - Semiconductor devices - Google Patents
Semiconductor devices Download PDFInfo
- Publication number
- KR950012708A KR950012708A KR1019940026489A KR19940026489A KR950012708A KR 950012708 A KR950012708 A KR 950012708A KR 1019940026489 A KR1019940026489 A KR 1019940026489A KR 19940026489 A KR19940026489 A KR 19940026489A KR 950012708 A KR950012708 A KR 950012708A
- Authority
- KR
- South Korea
- Prior art keywords
- output
- output buffer
- integrated circuit
- chip
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
- H03K17/164—Soft switching using parallel switching arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
본 발명의 목적은 출력 버퍼 회로의 동시 스위칭시에 제1 및 제2전위간의 도전선에 발생하는 과도적인 전류 변화를 전원 변동 제한 수단에 의하여 제어하는데 있다.An object of the present invention is to control, by the power supply variation limiting means, a transient current change occurring in the conductive line between the first and second potentials during the simultaneous switching of the output buffer circuit.
IC 칩(10)에는 내부 데이타를 외부로 출력하기 위한 복수개의 출력 버퍼 회로(11)가 배치되고, 공통으로 전원 라인(12) 및 접지 라인(13)이 접속된다. 출력 버퍼 회로(11)의 전단에는 출력 상태 검출 회로(14)가 배치되고, 출력 버퍼 회로(11)와 병렬로 전류 제어 회로(15)가 접속된다. 16은 출력 버퍼 회로의 출력 라인(17)에 접속되는 부하 용량이다. 출력 상태 검출 회로(14)는 출력 버퍼 회로(11)에 있어서의 출력 상태, "H" 레벨 출력 및 "L" 레벨 출력의 수를 검출하고, 양자의 비율(차분)을 산출하는 연산 회로이고, 이것에 의하여 전류 제어 회로(15)가 제어된다 Vcc1은 출력 전용 전원 전위, Vss1은 출력 전용 접지 전위, Vcc2는 내부 전원 전위, Vss2는 내부 접지 전위이다.The IC chip 10 is provided with a plurality of output buffer circuits 11 for outputting internal data to the outside, and a power supply line 12 and a ground line 13 are commonly connected. An output state detection circuit 14 is arranged in front of the output buffer circuit 11, and the current control circuit 15 is connected in parallel with the output buffer circuit 11. 16 is a load capacitance connected to the output line 17 of the output buffer circuit. The output state detection circuit 14 is an arithmetic circuit that detects the number of output states, " H " level outputs and " L " level outputs in the output buffer circuit 11, and calculates the ratio (differential) between them. The current control circuit 15 is thereby controlled. Vcc1 is an output dedicated power supply potential, Vss1 is an output dedicated ground potential, Vcc2 is an internal power supply potential, and Vss2 is an internal ground potential.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명의 제1실시예의 구성을 도시하는 회로블록도,1 is a circuit block diagram showing the construction of the first embodiment of the present invention;
제2도는 제1도 중의 일부의 구체적인 회로도.2 is a specific circuit diagram of a portion of FIG.
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP93-262209 | 1993-10-20 | ||
JP26220993A JP3507534B2 (en) | 1993-10-20 | 1993-10-20 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950012708A true KR950012708A (en) | 1995-05-16 |
Family
ID=17372599
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940026489A KR950012708A (en) | 1993-10-20 | 1994-10-17 | Semiconductor devices |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP3507534B2 (en) |
KR (1) | KR950012708A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100684896B1 (en) * | 2005-04-20 | 2007-02-20 | 삼성전자주식회사 | Output Buffer Circuit of Semiconductor Memory Device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997009784A1 (en) * | 1995-09-01 | 1997-03-13 | Advanced Micro Devices, Inc. | Output buffer incorporating shared intermediate nodes |
JPWO2011024308A1 (en) * | 2009-08-31 | 2013-01-24 | パイオニア株式会社 | Video signal processing apparatus, video signal processing method, and AV equipment |
JP2018082328A (en) | 2016-11-17 | 2018-05-24 | 東芝メモリ株式会社 | Data transmission device |
-
1993
- 1993-10-20 JP JP26220993A patent/JP3507534B2/en not_active Expired - Fee Related
-
1994
- 1994-10-17 KR KR1019940026489A patent/KR950012708A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100684896B1 (en) * | 2005-04-20 | 2007-02-20 | 삼성전자주식회사 | Output Buffer Circuit of Semiconductor Memory Device |
Also Published As
Publication number | Publication date |
---|---|
JPH07115360A (en) | 1995-05-02 |
JP3507534B2 (en) | 2004-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880010574A (en) | Logic and semiconductor integrated circuit device systems capable of operating from different power supplies | |
KR100272163B1 (en) | Semiconductor memory device having standby array voltage generator | |
US4806789A (en) | Power select circuit | |
KR930020852A (en) | Semiconductor integrated circuit device | |
KR950006850A (en) | Selector circuit | |
KR960002354A (en) | Bit line sensing circuit of semiconductor memory device and method thereof | |
KR940012600A (en) | Improved output driver circuit suppresses noise generation and improved semiconductor integrated circuit for burn-in test | |
KR930007094A (en) | Multi mode input circuit | |
KR880003330A (en) | Semiconductor integrated circuit having a function for switching the operation mode of the internal circuit | |
US5530395A (en) | Supply voltage level control using reference voltage generator and comparator circuits | |
KR970063275A (en) | Semiconductor Integrated Circuits and Circuit Devices Using the Same | |
KR940024629A (en) | Communication circuit system | |
KR960038997A (en) | Current Sense Amplifier Circuit of Semiconductor Memory Device | |
KR880008336A (en) | Semiconductor integrated circuit device | |
KR950012708A (en) | Semiconductor devices | |
KR880004564A (en) | Semiconductor integrated circuit | |
KR940001384A (en) | Semiconductor devices | |
KR850006902A (en) | Voltage level detection circuit | |
KR19980050807A (en) | Semiconductor circuit for generating high output voltage | |
KR910017734A (en) | Electronic device | |
ATE253784T1 (en) | OUTPUT DRIVER CIRCUIT | |
KR19990084336A (en) | Semiconductor device having an identification circuit and its function identification method | |
KR890015285A (en) | Malfunction prevention circuit of semiconductor integrated circuit | |
KR950024433A (en) | Data output circuit and semiconductor memory | |
KR970053974A (en) | Voltage generating circuits and semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |