KR940020729A - Error handling circuit of digital audio infrared receiver - Google Patents
Error handling circuit of digital audio infrared receiver Download PDFInfo
- Publication number
- KR940020729A KR940020729A KR1019930001982A KR930001982A KR940020729A KR 940020729 A KR940020729 A KR 940020729A KR 1019930001982 A KR1019930001982 A KR 1019930001982A KR 930001982 A KR930001982 A KR 930001982A KR 940020729 A KR940020729 A KR 940020729A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- error
- delay
- unit
- digital audio
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B15/00—Suppression or limitation of noise or interference
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Noise Elimination (AREA)
- Analogue/Digital Conversion (AREA)
- Television Receiver Circuits (AREA)
Abstract
본 발명은 디지탈 오디오 적외선 수신기의 에러처리 회로에 관한 것으로 특히 적외선을 전송매체로하여 디지탈 오디오 신호를 수신하는 상태에서 노이즈에 의해 에러가 발생되는 경우 일정시간동안 무신호를 출력시켜 아날로그 오디오 신호로의 변환시 에러에 의한 잡음을 완전히 제거하는데 적당한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an error processing circuit of a digital audio infrared receiver. In particular, when an error occurs due to noise in the state of receiving a digital audio signal using infrared as a transmission medium, a signal is output for a predetermined time to convert into an analog audio signal. It is suitable to completely eliminate noise caused by errors in the conversion.
종래의 기술은 지연부의 출력은 에러 발생시 임의시간동안 "0"를 내보내기 때문에 논리-AND 게이트의 디지탈 오디오 데이터 출력값은 16비트 데이터의 경우 16비트 미만의 데이터가 출력되는 오류를 발생하게 되어 D/A변환 결과 충격성의 잡음이 발생하게 되는 문제점이 있었다.In the conventional technology, since the delay part outputs "0" for an arbitrary time when an error occurs, the digital audio data output value of the logic-AND gate causes an error that less than 16 bits of data are output in case of 16-bit data. As a result of the conversion, there was a problem that the impact noise occurs.
따라서 본 발명은 입력데이터에 정확하게 동기된 데이터 차단 신호를 만들어 연속발생되는 에러에 의한 노이즈를 제거하고 출력데이터의 오류를 방지하는데 목적을 두는 디지탈 오디오 적외선 수신기의 에러처리 회로를 구성한 것이다.Accordingly, the present invention constitutes an error processing circuit of a digital audio infrared receiver which aims to remove a noise caused by a continuous error and to prevent an error of output data by making a data blocking signal accurately synchronized with input data.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제3도는 본 발명에 의한 에러 처리회로 블럭도.3 is a block diagram of an error processing circuit according to the present invention.
제4도는 제3도의 실시회로 상세도.4 is a detailed view of the implementation circuit of FIG.
제5도는 제3도의 각 부 동작 파형도.FIG. 5 is a waveform diagram of respective sub-operations of FIG. 3.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930001982A KR960009902B1 (en) | 1993-02-13 | 1993-02-13 | Digital audio infrared rays receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930001982A KR960009902B1 (en) | 1993-02-13 | 1993-02-13 | Digital audio infrared rays receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
KR940020729A true KR940020729A (en) | 1994-09-16 |
KR960009902B1 KR960009902B1 (en) | 1996-07-24 |
Family
ID=19350757
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930001982A KR960009902B1 (en) | 1993-02-13 | 1993-02-13 | Digital audio infrared rays receiver |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960009902B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100380877B1 (en) * | 1994-06-30 | 2003-07-18 | 소니 가부시끼 가이샤 | Digital signal transmission device, digital signal transmission method and digital signal transmission and reception device |
KR100433883B1 (en) * | 2000-10-30 | 2004-06-04 | 가부시키가이샤 도요다 지도숏키 | A throttle valve and a weft insertion apparatus in a jet loom with said throttle valve |
-
1993
- 1993-02-13 KR KR1019930001982A patent/KR960009902B1/en not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100380877B1 (en) * | 1994-06-30 | 2003-07-18 | 소니 가부시끼 가이샤 | Digital signal transmission device, digital signal transmission method and digital signal transmission and reception device |
KR100433883B1 (en) * | 2000-10-30 | 2004-06-04 | 가부시키가이샤 도요다 지도숏키 | A throttle valve and a weft insertion apparatus in a jet loom with said throttle valve |
Also Published As
Publication number | Publication date |
---|---|
KR960009902B1 (en) | 1996-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950030717A (en) | Data Segment Sync Signal Detector for High Definition Television Receivers | |
KR950000676B1 (en) | Digital envelope detection circuit | |
KR940020729A (en) | Error handling circuit of digital audio infrared receiver | |
GB1269379A (en) | A pcm transmission system | |
KR930018949A (en) | Phase compensation circuit | |
KR930022880A (en) | Voice data interpolation circuit | |
KR940023080A (en) | Mute Circuit and Method | |
JPS6142895B2 (en) | ||
SE9203882D0 (en) | SET AND DEVICE FOR MINIMIZING SCEW | |
KR940004997Y1 (en) | Error detecting apparatus of digital data signal | |
JPS6318366B2 (en) | ||
KR960039631A (en) | Glitch Eliminator for Logic Circuits | |
KR0120533B1 (en) | Multiplex analog component | |
KR0138876B1 (en) | Pulse density modulation signal generator | |
JP2970241B2 (en) | Sampling clock information generation circuit | |
JPH05327513A (en) | Signal converter | |
JPH05191226A (en) | Spike noise elimination circuit | |
JPH077914B2 (en) | D / A converter | |
KR890016795A (en) | Data Detection Circuit of Digital Transmission System | |
KR870004598A (en) | Synchronization and Timing Signal Generator Circuit of 2-Wire Digital Telephone | |
JPH0583140A (en) | Signal converter | |
KR970022649A (en) | Clamp Pulse Generation Circuit | |
JPH01205620A (en) | Phase comparating circuit for cmi signal and timing clock | |
JPH03175758A (en) | Octet timing signal protection circuit | |
KR920011124A (en) | Conditioned Die-Phase Coding Clock Recovery Circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19990629 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |