KR930010341B1 - Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device - Google Patents

Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device Download PDF

Info

Publication number
KR930010341B1
KR930010341B1 KR1019910018134A KR910018134A KR930010341B1 KR 930010341 B1 KR930010341 B1 KR 930010341B1 KR 1019910018134 A KR1019910018134 A KR 1019910018134A KR 910018134 A KR910018134 A KR 910018134A KR 930010341 B1 KR930010341 B1 KR 930010341B1
Authority
KR
South Korea
Prior art keywords
metal layer
protective film
bonding pad
film
semiconductor device
Prior art date
Application number
KR1019910018134A
Other languages
Korean (ko)
Inventor
김이주
Original Assignee
금성일렉트론 주식회사
문정환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사, 문정환 filed Critical 금성일렉트론 주식회사
Priority to KR1019910018134A priority Critical patent/KR930010341B1/en
Application granted granted Critical
Publication of KR930010341B1 publication Critical patent/KR930010341B1/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The preventive method against discoloration and corrosion of a metal layer is characterized by (a) covering a protective film (2) and a photosensitive film (1) on the semiconductor substrate (4) formed with the metal layer (3), (b) defining an etched region of the film (2) by the partial photoetching process of the film (1), (c) wet etching the film (2) with an etching soln. (HHED; NH4H2O:H2NC2H4NH2= 73:27) to be 0.5 μm thickness, and (d) removing the residual the films (1,2) by the dry etching. The method improves a bonding characteristic of the metal layer and a conductive material.

Description

반도체 장치의 본딩패드 형성시 금속층의 부식 및 변색 방지방법Method of preventing corrosion and discoloration of metal layer when forming bonding pad of semiconductor device

제1도는 종래 반도체 장치의 본딩패드 형성공정도.1 is a process diagram for forming a bonding pad of a conventional semiconductor device.

제2도는 본 발명에 따른 반도체 장치의 본딩패드 형성공정도.2 is a process diagram for forming a bonding pad of a semiconductor device according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 감광막(Photo resisit) 2 : 보호막1: Photo resisit 2: Protective film

3 : 금속층 4 : 반도체 기판3: metal layer 4: semiconductor substrate

본 발명은 반도체 장치의 본딩패드 형성방법에 관한 것으로서, 특히 본딩패드 과정에서 발생되는 금속층의 부식 또는 변색을 사전에 방지하여 반도체 기판에 증착된 금속층과 본딩 금속과의 접착성을 향상시킬 수 있도록 한 반도체 장치의 본딩패드 형성시 금속층의 부식 및 변색 방지방법에 관한 것이다.The present invention relates to a method for forming a bonding pad of a semiconductor device, and in particular, to prevent corrosion or discoloration of a metal layer generated during a bonding pad process, thereby improving adhesion between a metal layer deposited on a semiconductor substrate and a bonding metal. A method of preventing corrosion and discoloration of a metal layer when forming a bonding pad of a semiconductor device.

일반적으로 반도체 장치의 본딩패드 형성과정은 제1도에서와 같이 먼저 반도체 기판(4)위에 트랜지스터, 캐패시터등의 다수 회로소자 및 금속층, 보호막을 형성한 다음 각각의 회로소자간 및 외부단자의 리드와 연결을 위해 본딩패드 공정을 실행하기 위해 금속층의 일부를 노출시키게 된다.In general, the bonding pad forming process of the semiconductor device is formed by first forming a plurality of circuit elements such as transistors and capacitors, a metal layer, and a protective film on the semiconductor substrate 4 as shown in FIG. A portion of the metal layer is exposed to perform the bonding pad process for the connection.

즉 제1a도와 같이 반도체 기판(4)위에 알루미늄등의 금속을 소정두께로 증착하여 금속층(3)을 형성한 다음 상기 금속층(3) 및 회로소자등의 안정적인 보호를 위해 전면에 걸쳐 폴리이미드(Polymide)계의 수지인 보호막(2)을 증착한 후 상기 보호막(2)위에 감광막(1)을 도포함과 동시에 상기 감광막(1)의 부분적인 사진식각공정으로 금속층(3)의 본딩패드를 위해 노출영역을 정의한다.That is, as shown in FIG. 1a, a metal layer 3 is formed by depositing a metal such as aluminum on the semiconductor substrate 4 to a predetermined thickness, and then polyimide is coated over the entire surface for stable protection of the metal layer 3 and circuit devices. After depositing a protective film 2 of a resin-based resin, the photoresist film 1 is coated on the protective film 2 and exposed for bonding pads of the metal layer 3 by a partial photolithography process of the photoresist film 1. Define the area.

상기 공정이 완료되면 제1b도에서와 같이 NH4H2O : H2NC2H4NH2=73 : 27의 비율로 구성된 식각용액(이하 "HHED용액"이라함)을 이용하여 30℃ 온도에서 소정시간동안 습식식각을 실시하여 감광제(1)가 도포된 본딩패드영역에 존재하는 보호막(2)을 습식식각 한 다음 페놀(C6H5O4)이 31%, 디클로르 벤젠(C6H4Cl2)이 60%, 테트라클로르 에틸렌이 9% 혼합 함유된 식각용액(일명 "ST-502A"라함)을 이용하여 30℃에서 24분 동안 습식식각을 실시하여 상기 감광막(1)을 제거한 후 반도체 세정수인 탈 이온수(Deionized Water : DI 워터)로서 감광제(1) 및 보호막(2)에 잔류된 식각용액(HHED, ST-502A)을 세척하여 표면을 깨끗히 한 후 상기 보호막(2)의 경화를 위해 질소(N2) 분위기와 300~350℃ 온도에서 소정시간동안 열처리를 실시(질소 베이킹)함으로서 본딩패드형성을 위한 금속층(3)의 일부를 노출시키는 공정을 완료하게 된다.When the process is completed, as shown in FIG. 1b, using an etching solution composed of NH 4 H 2 O: H 2 NC 2 H 4 NH 2 = 73: 27 (hereinafter referred to as "HHED solution"), the temperature is 30 ° C. After wet etching for a predetermined time at, wet etching the protective film (2) present in the bonding pad region to which the photosensitive agent (1) was applied, followed by 31% of phenol (C 6 H 5 O 4 ) and dichlor benzene (C 6). The photoresist film 1 was removed by performing wet etching at 30 ° C. for 24 minutes using an etching solution containing 60% H 4 Cl 2 and 9% tetrachlor ethylene (called ST-502A). After cleaning the surface by cleaning the etching solution (HHED, ST-502A) remaining in the photosensitive agent (1) and the protective film (2) as deionized water (DI water), which is a semiconductor cleaning water and then of the protective film (2) for curing a heat treatment for a predetermined time in a nitrogen (N 2) atmosphere and the temperature of 300 ~ 350 ℃ (nitrogen-baked) by gold for bonding pads formed Is completed, the step of exposing a part of the layer (3).

상기와 같은 과정으로 진행되는 반도체 장치의 본딩패드형성시 금속층의 일부분을 노출시키는 과정에서 제1b도와 같이 보호막(2)을 HHED용액으로 제거 할 경우 보호막(2)이 실제 식각되는 부분의 측면 또는 하면으로 과도하게 식각(over etch)되어 금속층(3)의 표면을 필요이상으로 과도하게 노출시키게 되며, 탈 이온수를 이용하여 감광막(1) 및 보호막(2)에 잔류된 식각용액(HHED, ST-502A)을 세척시 금속층(3) 표면에 잔류된 강한 알칼리성(PH=10)의 식각용액이 탈 이온수에 희석되면서 산도(PH)가 9~8로 변하게 됨으로서 금속층(3)인 알루미늄(Al)의 일함수(work function)와 HHED용액의 일함수차이에 의해 전기 화학적 전위차가 발생되고, 상기 전기 화학적 전위차로 인해 알루미늄이 이온화되어 Al3+형태로 HHED용액에 녹게 됨에 따라 제1c도와 같이 상기 금속층(3)의 알루미늄 표면이 약 400~500Å정도로 불균일하게 깍이는 부식 또는 변색되는 현상이 발생하게 되어 이후 본딩패드영역에서 금속층과 연결될 금(Au)등과의 접촉불량이 야기됨으로서 반도체 장치의 신뢰성이 저하되는 문제점이 발생하게 되는 것이다.In the process of exposing a portion of the metal layer when forming the bonding pad of the semiconductor device proceeding as described above, when the protective film 2 is removed with the HHED solution as shown in FIG. 1B, the side or the bottom of the portion where the protective film 2 is actually etched is removed. Excessive etching (over etch) to expose the surface of the metal layer 3 more than necessary, and the etching solution remaining in the photosensitive film (1) and the protective film (2) using deionized water (HHED, ST-502A ), The strong alkaline (PH = 10) etching solution remaining on the surface of the metal layer 3 is diluted in deionized water, and the acidity (PH) is changed to 9-8. The electrochemical potential difference is generated due to the work function and the work function difference of the HHED solution, and the aluminum layer is ionized due to the electrochemical potential difference and is dissolved in the HHED solution in the form of Al 3+, as shown in FIG. Aluminium Corrosion or discoloration occurs when the surface is unevenly cut to about 400 ~ 500 되어, resulting in poor contact with gold (Au), etc. to be connected to the metal layer in the bonding pad region, resulting in a problem that the reliability of the semiconductor device is degraded. Will be.

본 발명은 상기와 같은 문제점을 해결하기 위하여 반도체 장치의 본딩패드형성시 금속층을 보호하고 있는 보호막을 HHED용액으로 습식식각하되, 상기 보호막을 금속층의 표면으로 부터 소정두께만큼 잔여되도록 습식식각을 실시한 후 산소 플라즈마로서 노광하여 감광막과 잔여된 소정두께의 보호막을 동시에 건식식각으로 함으로서 보호막의 측면 및 하면으로 과도하게 식각되는 것을 방지하고, 금속층의 화학적 반응에 따른 부식 및 변색을 예방하여 이후 금속층의 노출된 본딩패드 영역에 연결될 금(Au)과 같은 전도성 물질과의 접촉성을 향상시킬 수 있도록 하는 반도체 장치의 본딩패드 형성시 금속층의 부식 및 변색 방지방법을 제공하는데 있다.In order to solve the above problems, the protective film protecting the metal layer is wet-etched with HHED solution when forming the bonding pad of the semiconductor device, and the wet film is wet-etched so that the protective film remains by a predetermined thickness from the surface of the metal layer. Exposure to oxygen plasma to dry etch the photoresist and the remaining protective film at the same time to prevent excessive etching to the side and bottom of the protective film, and to prevent corrosion and discoloration due to chemical reaction of the metal layer, thereby exposing the exposed metal layer. The present invention provides a method for preventing corrosion and discoloration of a metal layer when forming a bonding pad of a semiconductor device to improve contact with a conductive material such as gold (Au) to be connected to a bonding pad region.

본 발명은 금속층(3)이 형성된 반도체 기판(4)위에 보호막(2)과 감광막(1)을 도포하고, 상기 감광막(1)의 부분적인 사진식각공정으로 본딩패드영역을 정의하는 단계와, 습식식각용액(HHED용액)을 사용하여 본딩패드영역에 존재하는 보호막(2)이 약 0.5㎛ 두께로 잔여되도록 상기 보호막(2)을 습식식각하는 단계와, 건식식각으로 상기 잔여된 보호막(2)과 감광막(1)을 동시에 제거하는 단계로 이루어진다.According to the present invention, a protective film 2 and a photoresist film 1 are coated on a semiconductor substrate 4 on which a metal layer 3 is formed, and a bonding pad region is defined by a partial photolithography process of the photoresist film 1. Wet etching the protective film 2 such that the protective film 2 present in the bonding pad region remains in a thickness of about 0.5 μm using an etching solution (HHED solution), and the remaining protective film 2 by dry etching; The photosensitive film 1 is removed at the same time.

이하 첨부된 도면에 의해 상세히 설명하면 다음과 같다.Hereinafter, described in detail by the accompanying drawings as follows.

제2도는 본 발명에 따른 반도체 장치의 본딩패드 형성공정도로서, 먼저 반도체 기판(4)위에 트랜지스터, 캐패시터등의 다수 회로소자 및 금속층, 보호막을 형성한 다음 각각의 회로소자간 및 외부단자의 리드와 연결을 위해 본딩패드 공정을 실행하기 위해 금속층의 일부를 노출시키게 된다.2 is a process diagram for forming a bonding pad of a semiconductor device according to the present invention. First, a plurality of circuit elements such as transistors and capacitors, a metal layer, and a protective film are formed on a semiconductor substrate 4, and then the leads between the respective circuit elements and external terminals are formed. A portion of the metal layer is exposed to perform the bonding pad process for the connection.

즉 제2a도와 같이 반도체 기판(4)위에 알루미늄등의 금속을 소정두께로 증착하여 금속층(3)을 형성한 다음 상기 금속층(3) 및 회로소자등의 안정적인 보호를 위해 전면에 걸쳐 폴리이미드(Polymide)계의 수지인 보호막(2)을 증착한 후 상기 보호막(2)의 경화를 위해 질소(N2) 분위기와 300~350℃ 온도에서 소정시간동안 열처리를 실시(질소 베이킹)하고, 이후 상기 보호막(2)위에 감광막(1)을 도포함과 동시에 상기 감광막(1)의 부분적인 사진식각공정으로 금속층(3)에 본딩패드영역을 정의한다.That is, as shown in FIG. 2a, a metal layer 3 is formed by depositing a metal such as aluminum on the semiconductor substrate 4 to a predetermined thickness, and then polyimide is coated over the entire surface for stable protection of the metal layer 3 and circuit devices. After the deposition of the protective film (2) of the resin-based resin (2) heat treatment for a predetermined time in a nitrogen (N 2 ) atmosphere and 300 ~ 350 ℃ temperature for curing of the protective film 2 (nitrogen baking), and then the protective film (2) A bonding pad region is defined in the metal layer 3 by coating the photoresist film 1 on the photoresist layer and performing a partial photolithography process of the photoresist film 1.

상기 공정이 완료되면 제2b도에서와 같이 NH4H2O : H2NC2H4NH2=73 : 27의 비율로 구성된 HHED용액을 이용하여 30℃ 온도에서 35분동안 습식식각을 실시하여 감광제(1)가 도포된 영역에 존재하는 보호막(2)을 습식식각하되 표면으로 부터 소정두께(약 0.5㎛) 정도로 잔여시키며, 이때 보호막(2)의 소정두께는 습식식각 시간을 조절하여 맞춘다.When the above process is completed, wet etching is performed at 30 ° C. for 35 minutes using a HHED solution composed of NH 4 H 2 O: H 2 NC 2 H 4 NH 2 = 73: 27 as shown in FIG. The protective film 2 present in the region where the photosensitive agent 1 is applied is wet etched, but remains about a predetermined thickness (about 0.5 μm) from the surface, and the predetermined thickness of the protective film 2 is adjusted by adjusting the wet etching time.

그 다음 제2c도에 도시된 바와같이 전면에 산소 프라즈마(O2Plasma)를 이용하여 애싱(Ashing)시키면 저 이온 피복 조건(low ion bombardment level)하에서 휘발성 기체 표면 생성물(volatile gas surface products)을 생성시킨다.Then ashing with oxygen plasma (O 2 Plasma) on the front surface as shown in FIG. 2c to produce volatile gas surface products under low ion bombardment level. Let's do it.

즉 산소 플라즈마에서 생성된 이온들이 대상물(target)인 유기물질(감광제, 보호막)과 결합하여 기화성 기체 화합물로 변화하여 산화되는 것이다.That is, the ions generated in the oxygen plasma are combined with an organic material (photosensitive agent, protective film) as a target to be converted into a gaseous gas compound and oxidized.

따라서 산소 플라즈마로서 노광하여 소정두께의 잔여된 보호막(2)과 감광막(1)을 동시에 건식식각 함으로서 금속층(3)의 표면은 화학적인 반응에 의한 부식 및 변색이 발생하지 않게 되어 본딩패드형성을 위한 금속층(3)의 일부를 노출시키는 공정을 완료하게 된다.Therefore, the surface of the metal layer 3 is not etched and discolored due to chemical reaction by dry etching the protective film 2 and the photoresist film 1 having a predetermined thickness by exposing as an oxygen plasma. The process of exposing a part of the metal layer 3 is completed.

이상에서 상술한 바와 같이 본 발명은 반도체 장치의 본딩패드 형성시 보호막을 HHED용액으로 습식식각하되, 상기 보호막을 금속층의 표면으로 부터 소정두께만큼 잔여되도록 습식식각을 실시한 후 산소 플라즈마로서 노광하여 감광막과 잔여된 소정두께의 보호막을 동시에 건식식각으로 함으로서 보호막의 측면 및 하면으로 과도하게 식각되는 것을 방지하고, 금속층의 화학적 반응에 따른 부식 및 변색을 예방하여 이후 금속층에 본딩될 금(Au)과 같은 전도성 물질과의 접촉성을 향상시킬 수 있는 것이다.As described above, in the present invention, when the bonding pad is formed in the semiconductor device, the protective film is wet-etched with HHED solution, and the protective film is wet-etched to remain by a predetermined thickness from the surface of the metal layer, and then exposed as an oxygen plasma to expose the photoresist film. By dry etching the remaining protective film at the same time, it prevents excessive etching to the side and the lower surface of the protective film, and prevents corrosion and discoloration due to the chemical reaction of the metal layer, thereby conducting conductivity such as gold (Au) to be bonded to the metal layer. It is possible to improve the contact with the material.

Claims (1)

금속층(3)이 형성된 반도체 기판(4)위에 보호막(2)과 감광막(1)을 도포하고, 상기 감광막(1)의 부분적인 사진식각공정으로 상기 보호막(2)의 식각영역을 정의하는 단계와, 습식식각용액(HHED용액)을 사용하여 본딩패드영역에 존재하는 보호막(2)이 약 0.5㎛ 두께로 잔여되도록 상기 보호막(2)을 습식식각하는 단계와, 건식식각으로 상기 잔여된 보호막(2)과 감광막(1)을 동시에 제거하는 단계를 포함하는 반도체 장치의 본딩패드 형성시 금속층의 부식 및 변색 방지 방법.Applying a protective film 2 and a photoresist film 1 on the semiconductor substrate 4 on which the metal layer 3 is formed, and defining an etching region of the protective film 2 by a partial photolithography process of the photoresist film 1; Wet etching the protective film 2 such that the protective film 2 present in the bonding pad region remains in a thickness of about 0.5 μm by using a wet etching solution (HHED solution), and the remaining protective film 2 by dry etching. A method of preventing corrosion and discoloration of a metal layer when forming a bonding pad of a semiconductor device, the method comprising simultaneously removing the photoresist film and
KR1019910018134A 1991-10-15 1991-10-15 Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device KR930010341B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910018134A KR930010341B1 (en) 1991-10-15 1991-10-15 Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910018134A KR930010341B1 (en) 1991-10-15 1991-10-15 Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device

Publications (1)

Publication Number Publication Date
KR930010341B1 true KR930010341B1 (en) 1993-10-16

Family

ID=19321282

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910018134A KR930010341B1 (en) 1991-10-15 1991-10-15 Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device

Country Status (1)

Country Link
KR (1) KR930010341B1 (en)

Similar Documents

Publication Publication Date Title
US3585461A (en) High reliability semiconductive devices and integrated circuits
KR19990075991A (en) Metal wiring formation method of semiconductor device
JPS62145758A (en) Method for protecting copper bonding pad from oxidation using palladium
US4911786A (en) Method of etching polyimides and resulting passivation structure
US5674780A (en) Method of forming an electrically conductive polymer bump over an aluminum electrode
US4214966A (en) Process useful in the fabrication of articles with metallized surfaces
US6063207A (en) Surface treatment for bonding pad
US6762123B2 (en) Moisture corrosion inhibitor layer for Al-alloy metallization layers, particularly for electronic devices and corresponding manufacturing method
US3686080A (en) Method of fabrication of semiconductor devices
US3960741A (en) Etchant for removing metals from glass substrates
KR930010341B1 (en) Preventive method of a fading and corrosion the metallic layer for forming a bonding pad of a semiconductor device
KR930008894B1 (en) Metal wiring structure of semiconductor apparatus
US6518160B1 (en) Method of manufacturing connection components using a plasma patterned mask
US5538921A (en) Integrated circuit fabrication
KR100237671B1 (en) Semiconductor apparatus fabrication method
KR100272525B1 (en) Method for fabricating pad of semiconductor device
KR0172773B1 (en) Method of forming pad of semiconductor device
KR100267771B1 (en) Method for manufacturing semiconductor material
KR100620188B1 (en) Method for forming a bonding pad in a semiconductor device
KR100464660B1 (en) Etch byproduct removal method of semiconductor device
KR950005270B1 (en) Manufacturing method of bump of surface-mount type semiconductor package
US4498954A (en) Selective process for etching chromium
KR19980023075A (en) Wafer Etching Method
KR0175332B1 (en) D.I method for preventing pattern fixing failure using water
KR100370121B1 (en) Method for simplifying processes in semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020918

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee