KR930008696Y1 - Circuit for counting track in photo disk drive - Google Patents

Circuit for counting track in photo disk drive Download PDF

Info

Publication number
KR930008696Y1
KR930008696Y1 KR2019880012496U KR880012496U KR930008696Y1 KR 930008696 Y1 KR930008696 Y1 KR 930008696Y1 KR 2019880012496 U KR2019880012496 U KR 2019880012496U KR 880012496 U KR880012496 U KR 880012496U KR 930008696 Y1 KR930008696 Y1 KR 930008696Y1
Authority
KR
South Korea
Prior art keywords
level
circuit
track
error signal
tracking error
Prior art date
Application number
KR2019880012496U
Other languages
Korean (ko)
Other versions
KR900003705U (en
Inventor
조현철
Original Assignee
삼성전자 주식회사
안시환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 안시환 filed Critical 삼성전자 주식회사
Priority to KR2019880012496U priority Critical patent/KR930008696Y1/en
Publication of KR900003705U publication Critical patent/KR900003705U/en
Application granted granted Critical
Publication of KR930008696Y1 publication Critical patent/KR930008696Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/11—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information not detectable on the record carrier
    • G11B27/13—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information not detectable on the record carrier the information being derived from movement of the record carrier, e.g. using tachometer
    • G11B27/17—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information not detectable on the record carrier the information being derived from movement of the record carrier, e.g. using tachometer using electrical sensing means
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02—Control of operating function, e.g. switching from recording to reproducing
    • G11B15/03—Control of operating function, e.g. switching from recording to reproducing by using counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02—Control of operating function, e.g. switching from recording to reproducing
    • G11B15/05—Control of operating function, e.g. switching from recording to reproducing by sensing features present on or derived from record carrier or container
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof

Landscapes

  • Optical Recording Or Reproduction (AREA)

Abstract

내용 없음.No content.

Description

광디스크 구동장치에서의 트랙 카운터회로Track Counter Circuit in Optical Disc Drive

제 1 도는 종래의 회로도.1 is a conventional circuit diagram.

제 2 도는 본 고안의 회로도.2 is a circuit diagram of the present invention.

제 3 도는 본 고안의 동작설명을 위한 타이밍회로.3 is a timing circuit for explaining the operation of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10, 40, 70 : 제로 크로싱 검출부(Zero Crossing Detector)10, 40, 70: Zero Crossing Detector

20, 50, 80 : TTL 레벨변환부20, 50, 80: TTL level converter

30 : 미분회로 60 : 가산부30: differential circuit 60: adder

OP1: 차동 증폭기 OP2, OP5, OP7: 검출기OP 1 : differential amplifier OP 2 , OP 5 , OP 7 : detector

OP3: 전압 플로위 OP4: 미분기OP 3 : Voltage Flow OP 4 : Differential

OP6: 가산기 F/F : 플립플롭OP 6 : Adder F / F: Flip-flop

T, C : 트랙 카운터 I1: 인버터T, C: Track Counter I 1 : Inverter

A1: 앤드게이트 AMP : 앰프A 1 : Endgate AMP: Amplifier

ZD1-ZD3: 정전압 다이오드 D1-D3: 다이오드ZD 1 -ZD 3 : Constant Voltage Diode D 1 -D 3 : Diode

R1-R17: 저항 C1: 콘덴서R 1 -R 17 : Resistor C 1 : Capacitor

AT : 트래킹 액츄에이터AT: Tracking Actuator

본 고안은 광디스크 구동장치(ODD)에 있어서, 고속으로 트랙을 서어치하는 렌덤 액서스(Random Accessing)방식에서 빠른 시간내에 정확하게 트랙을 액세싱하도록 트랙번호를 정확하게 검사하는 업/다운 데이타 트랙카운터 회롱 관한 것으로서, 특히 고속서어치를 요구하는 모든 광디스크 구동장치에 적용할 수 있는 것이다.The present invention relates to an up / down data track counter circuit in which an optical disc drive device (ODD) accurately tracks track numbers so that tracks can be accessed quickly and accurately in a random access method that searches for tracks at high speed. In particular, the present invention can be applied to all optical disc drive devices requiring high speed search.

종래의 광 디스크 구동장치의 랜덤 액세스 방식에서는, 광 디스크의 트랙 밀도가 매우 높기 때문에 트랙을 정확하게 서어치하기 위해서는, 스텝 모우터(Step Motor)를 작동시켜 광헤드를 목표로 하는 트랙근처로 움진인 후에 헤드내에 있는 액츄에이터를 구동시켜 목표트랙을 서어치하도록 되어 있다.In the random access method of the conventional optical disc drive device, since the track density of the optical disc is very high, in order to accurately search the track, a step motor is operated to move near the track that targets the optical head. Afterwards, the actuator in the head is driven to search for the target track.

그런데 이 경우에, 스텝 모우터를 움직인 다음 액츄에이터를 움직일때 헤드에서 출사된 광스포트의 위치를 정확히 모르기 때문에 디스크로부터 트랙번호를 읽어 액츄에이터를 움직이고, 다시 디스크로부터 현재의 트랙번호를 읽어 목표트랙가지의 차이를 트랙카운터에 세트하여 이를 감소하는 방향으로 액츄에이터를 움직이고, 다시 디스크로부터 현재의 트랙번호를 읽어 목표트랙까지의 차이를 트랙카운터에 세트하는 방식을 반복하여 원하는 목표트랙을 찾을때까지 계속하도록 되어 있기 때문에 사용상 번거로움과 회로동작이 불안정한 문제점이 있었다.In this case, however, when you move the step motor and then move the actuator, you do not know the exact position of the optical spot emitted from the head. Set the difference on the track counter to move the actuator in the direction of decreasing it, and then read the current track number from the disc and set the difference on the track counter to the track counter to continue until you find the desired target track. There was a problem in use and unstable circuit operation.

그리하여, 이러한 문제점을 개선하고자 하여 트랙 카운터 번호가 현재의 광스포트의 위치를 정확히 가리킬 수 있도록 한 업/다운 트랙 카운터회로를 본 출원인이 앞서 제안한바 있으나. 이 역시도 제 1 도에 나타낸 바와 같이 2개의 플립플롭(FF1), (FF2)을 사용하고 있기 때문에 플립플롭내에서 소요되는 지연시간으로 인하여 스텝 모터 또는 액츄에이터를 빨리 작동시키는 경우 회로가 동작이 불안정하고, 또한 광스포트가 위로 플립플롭이 세트와 리세트를 번갈아 해야 하기 때문에 상당히 불안정하게 동작하는 문제점이 있었다.Thus, the present applicant has previously proposed an up / down track counter circuit in which the track counter number can accurately point to the position of the current optical spot in order to improve this problem. Also, as shown in FIG. 1, since two flip flops (FF 1 ) and (FF 2 ) are used, the circuit operates when the step motor or the actuator is quickly operated due to the delay time required in the flip flop. There was a problem that it was unstable, and also the optical spot was operating in a fairly unstable because the flip-flop had to alternate between the set and the reset.

본 고안은 이러한 종래의 문제점을 개선하기 위하여 간단한 비교기 회로의 구성으로서 회로의 간략화 및 제품 신뢰도를 향상시킬 수 있도록 고안한 것으로서, 이를 첨부한 도면에 의하여 상술하면 다음과 같다.The present invention is designed to improve the simplification and product reliability of the circuit as a simple comparator circuit in order to improve such a conventional problem, as described above with reference to the accompanying drawings.

제 2 도에서와 같이, 포토 다이오드 출력단자(A), (B)에 차동증폭기(OP1)를 통해 출력되는 트래킹 에러 신호(A-B)는 검출기에 의해 제로레벨 보다 높으면 하이, 제로레벨 보다 낮으면 로우신호를 검출하는 검출기(OP2)와 노이즈의 영향을 줄이기 위한 저항(R5), (R6)으로 된 제로 크로싱 검출부(10)와 제로 크로싱 검출부내의 검출기(OP2)의 입력 레벨 전압을 TTL레벨로 변환시켜주기 위한 다이오드(D1), 정전압 다이오드(ZD1)로 된 TTL 레벨 변환부(20)를 구성하고, 상기 차동증폭시(OP1)를 통해 출력되는 트래킹 에러신호(A-B)를 반전시켜주기 위한 전압 플로워(OP3)와 상기 전압플로워로부터 반전된 신호 파형을 미분시켜주기 위한 콘덴서(C1), 저항(R8), 미분기(OP4)로된 미분회로(30)를 구성하고, 상기 미분회로(30)에 ⓓ점으로부터 트래킹 펄스파형을 얻을수 있도록 검출기(OP5), 저항(R9), (R10)으로된 제로크로싱 검출부(40)와 다이오드(D2), 정전압 다이오드(ZD2)로된 TTL레벨 변환부(50) 및 앤드게이트(A1)를 각각 연결 구성한다.As shown in FIG. 2, the tracking error signal AB outputted through the differential amplifier OP 1 to the photodiode output terminals A and B is high when the detector is higher than zero level and lower than zero level. the input level voltage of the detector (OP 2) and the detector (OP 2) in resistance for reducing the influence of noise (R 5), (R 6 ) a zero crossing detector 10 and the zero-crossing detector to detect a low signal A TTL level converter 20 comprising a diode D 1 and a constant voltage diode ZD 1 for converting to a TTL level is configured, and the tracking error signal AB is output through the differential amplifier OP 1 . A differential circuit 30 composed of a capacitor C 1 , a resistor R 8 , and a differentiator OP 4 for differentiating the voltage waveform OP 3 for inverting and the signal waveform inverted from the voltage follower. The tracking pulse waveform can be obtained from the point ⓓ in the differential circuit 30. Lock detector (OP 5), resistance (R 9), (R 10 ) a zero-crossing detector 40 and a diode (D 2), the constant-voltage diode-TTL level conversion unit 50 to the (ZD 2) and the AND gate by (A 1 ) are connected to each other.

또한 트래킹 에러신호(A+B)를 만들어주기 위한 가산기(OP6), 저항(R12-R14)으로된 가산부(60)와 이외 가산부(60)에 가산부로부터 출력되는 트래킹 에러신호(A+B)를 플립플롭(F/F)의 입력데이터 단자(D)에 인가시킬 수 있도록 검출기(OP7), 저항(R15), (R16)으로 된 제로 크로싱 검출부(70)와 다이오드(D3), 정전압 다이오드(ZD3)로된 TTL레벨 변환부(80)를 연결 구성하고, 상기 플립플롭(F?F)의 출력단자(Q)와 인버터(I1)가 접속된 앤드게이트(A1)의 출력단은 트랙카운터(T, C)의 클럭단자(CLK)와 업, 다운 단자(up/)에 연결하여 구성한 것이다.In addition, the tracking error signal outputted from the adder to the adder 60 and the other adder 60 including the adder OP 6 and the resistors R 12 -R 14 for generating the tracking error signal A + B. A zero crossing detection unit 70 composed of a detector OP 7 , a resistor R 15 , and a R 16 so as to apply (A + B) to the input data terminal D of the flip-flop F / F; An AND connected to the TTL level converter 80 formed of the diode D 3 and the constant voltage diode ZD 3 , and to which the output terminal Q of the flip-flop F? F and the inverter I 1 are connected. The output terminal of the gate A 1 is the clock terminal CLK of the track counters T and C and the up and down terminals (up / ) Is configured.

미설명 부호 AMP는 앰프, AT는 트래킹 액츄에이터, R1-R4는 저항이다.Unmarked AMP is the amplifier, AT is the tracking actuator, and R 1 -R 4 are the resistors.

이와같이 구성된 본 고안의 작용효과를 설명하면 다음과 같다.Referring to the effect of the present invention configured as described above are as follows.

먼저, 트래킹 에러신호(A-B)는 제로 크로싱 검출부(10)내의 검출기(OP2)에 의하여 제조레벨로 설정하여 두면, 검출기(OP2)의 출력단 신호(a)가 하이가 되고, 이보다 낮으면 검출기(OP2)의 출력단 신호는 로우가 된다.First, when the tracking error signal AB is set to the manufacturing level by the detector OP 2 in the zero crossing detection unit 10, the output terminal signal a of the detector OP 2 becomes high. The output signal of (OP 2 ) goes low.

이때 잡음의 영향을 줄이기 위하여 검출기(OP2)의 비반전 입력단자에 저항(R5), (R6)을 연결하여 검출기(OP2)에 의해 히스테리시스를 갖는 제로 크로싱 검출부(10)를 구성한다.At this time, in order to reduce the effect of noise resistance to the non-inverting input terminal of the detector (OP 2) (R 5) , by connecting the (R 6) constitutes the zero-crossing detector 10 has hysteresis by the detector (OP 2) .

여기서, 히스테리시스의 기준전압이 되는 VUT및 VLT는 다음과 같다.Here, V UT and V LT serving as the reference voltage of hysteresis are as follows.

이때 +Vsat, -Vsat는 검출기(OP2)가 최대로 나타낼 수 있는 포화 전압이다.At this time, + Vsat and -Vsat are saturation voltages that the detector OP 2 can represent to the maximum.

따라서 검출기(OP2)의 출력은 입력레벨에 따라 +Vsat 또는 -Vsat 전압이 나타나게 되는데 이를 TTL레벨로 변환하기 위하여 다이오드(D1) 및 정전압 다이오드(ZD1)를 사용한다.Accordingly, the output of the detector OP 2 may have a voltage of + Vsat or -Vsat depending on the input level. The diode D 1 and the constant voltage diode ZD 1 are used to convert the voltage to the TTL level.

한편, 트래킹 에러신호(A-B)는 전압 플로워(OP3)에 의하여 한번 반전된 다음 콘덴서(C1), 저항(R3) 및 미분기(OP4)에 의한 미분회로를 통하여 제 3 도에 나타낸와 같은 파형이 얻어진다.On the other hand, the tracking error signal AB is inverted once by the voltage follower OP 3 and then shown in FIG. 3 through the differential circuit by the capacitor C 1 , the resistor R 3 and the differentiator OP 4 . A waveform like this is obtained.

즉 이 회로는,의 신호를 나타낸다.This circuit is Indicates a signal.

이 신호는 다시 저항(R9)(R10)과 검출기(OP5)에 의하여 형성되는 히스테리시스 전압을 갖는 제로 크로싱 검출부(40)와 TTL 레벨변환부(50)를 거쳐 그의 ⓑ 점에는 제 3b 도와 같은 트래킹 펄스신호가 나타난다.This signal is again passed through a zero crossing detector 40 having a hysteresis voltage formed by a resistor R 9 (R 10 ) and a detector OP 5 and a TTL level converter 50 to a third b The same tracking pulse signal appears.

상기 두 신호는 앤드게이트(A1)를 통하여 그의 ⓓ 점에는 제 3 도에서와 같은 트래킹 펄스신호가 나타난다.The two signals are displayed through the AND gate A 1 at the point ⓓ of the tracking pulse signal as shown in FIG.

한편, 저항(R12-R14) 및 비교기(OP6)에 의한 가산기를 거쳐 제 3 도의 신호(A+B)를 출력단에서 얻고, 이 신호는 다시 검출기(OP7)를 거쳐 제 3c 도와 같은 신호를 플립플롭(F/F)의 입력단자(D)에 가해준다.On the other hand, the signal A + B of FIG. 3 is obtained at the output terminal through the adder by the resistors R 12 -R 14 and the comparator OP 6 , and this signal is again passed through the detector OP 7 to obtain The signal is applied to the input terminal D of the flip-flop F / F.

그리하여, 트래킹 펄스가 상승에지로 트리거링 할때에 트래킹 합계신호를 카운터(T, C)를 통하여 체크하는 것이다.Thus, the tracking total signal is checked through the counters T and C when the tracking pulse triggers on the rising edge.

이상에서와 같이 동작되는 본 고안은 간단한 비교기에 의한 구성으로서, 회로의 간략화는 물론 보다 안정된 동작을 함으로써 제품의 신뢰도를 향상시킬수가 있는 것이다.The present invention, which operates as described above, is a simple comparator, and the reliability of the product can be improved by simplifying the circuit and performing a more stable operation.

Claims (1)

통상의 포토다이오드 출력단자(A), (B)에 차동증폭기(OP1)를 통해 출력되는 트래킹에러신호는 검출기에 의해 제로레벨 보다 높으면 하이, 제로레벨 보다 낮으면 로우신호를 검출하는 제로 크로싱 검출부(10)와 상기 제로 크로싱 검출부(10)내의 검출기의 입력레벨 전압을 TTL 레벨로 변환시켜주기 위한 TTL 레벨변환부(20)와 상기한 차동 증폭기(OP1)를 통해 출력되는 트래킹 에러신호를 반전 시켜주기 위한 전압플로워(OP3)와 상기 전압 플로워로부터 반전된 신호파형을 미분시켜주기 위한 미분회로(30)와 상기 미분회로에 ⓓ점으로부터 트래킹 펄스 파형을 얻을 수 있도록 제로 크로싱검출부(40)와 TTL 레벨 변환부(50) 및 앤드게이트(A1)를 각각 구성하고, 트래킹 에러신호(A+B)를 출력시켜주기 위한 가산부(60)와 이의 가산부로부터 출력되는 트래킹 에러신호를 플립플롭(F/F)에 인가시킬 수 있도록 제로 크로싱 검출부(70)와 TTL레벨변환부(80)를 각각 구성하고, 상기 플립플롭(F/F)과 앤드게이트(A1) 사이에 트랙카운터(T, C)를 연결하여 얻어지는 트랙합계 신호의 로우, 하이상태로 정확하게 검출하여 광스포트의 방향을 감지함으로써 트랙카운터를 증감시킴을 특징으로 하는 광디스크 구동장치에서의 트랙카운터 회로.The zero crossing detection unit detects a high level when the tracking error signal outputted through the differential amplifier OP 1 to the photodiode output terminals A and B is higher than the zero level and low when the level is lower than the zero level. Inverting the tracking error signal outputted through the differential amplifier OP 1 and the TTL level converter 20 for converting the input level voltage of the detector in the 10 and the zero crossing detection unit 10 to the TTL level. A zero crossing detection unit 40 and a differential circuit 30 for differentiating a signal waveform inverted from the voltage follower and a voltage follower OP 3 to obtain a tracking pulse waveform from the point ⓓ to the differential circuit. The TTL level converting unit 50 and the AND gate A 1 are respectively configured, and the adder 60 for outputting the tracking error signal A + B and the tracking error signal outputted from the adder are provided. The zero crossing detection unit 70 and the TTL level converting unit 80 are configured to be applied to the flip-flop F / F, respectively, and a track counter between the flip-flop F / F and the end gate A 1 . A track counter circuit in an optical disc drive device, characterized in that the track counter is increased or decreased by accurately detecting the low and high states of the track sum signal obtained by connecting (T, C) and detecting the direction of the optical spot.
KR2019880012496U 1988-07-30 1988-07-30 Circuit for counting track in photo disk drive KR930008696Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880012496U KR930008696Y1 (en) 1988-07-30 1988-07-30 Circuit for counting track in photo disk drive

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880012496U KR930008696Y1 (en) 1988-07-30 1988-07-30 Circuit for counting track in photo disk drive

Publications (2)

Publication Number Publication Date
KR900003705U KR900003705U (en) 1990-02-08
KR930008696Y1 true KR930008696Y1 (en) 1993-12-28

Family

ID=19278035

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880012496U KR930008696Y1 (en) 1988-07-30 1988-07-30 Circuit for counting track in photo disk drive

Country Status (1)

Country Link
KR (1) KR930008696Y1 (en)

Also Published As

Publication number Publication date
KR900003705U (en) 1990-02-08

Similar Documents

Publication Publication Date Title
KR910008503B1 (en) Optical disk
US4748419A (en) Isolation amplifier with precise timing of signals coupled across isolation barrier
US4137504A (en) Digital filter
US4524291A (en) Transition detector circuit
US5214319A (en) Monotonic pulse detector
US3879672A (en) Digital automatic gain control circuit
US4924483A (en) Track counting circuit for use in an optical disk driver
JPS58168962A (en) Rectangular phase tacho-pulse decoding circuit
JPH0198923A (en) Counting error detection circuit for counting type measuring instrument
KR930008696Y1 (en) Circuit for counting track in photo disk drive
US4341964A (en) Precision time duration detector
JPH01105362A (en) Stored information reading circuit
EP0514755B1 (en) Peak detection circuit
US5107135A (en) Sinusoidal-to-squarewave converter with variable thereshold level
US4375093A (en) Intermusic detecting circuit for automatic music selecting device
JPS60262061A (en) Zero-point passage detection circuit for signal
US4227070A (en) Electrical totalizer
KR910007431B1 (en) Apparatus of setting optical head correctly
JPH01134708A (en) Magnetic medium reading signal pseudo-waveform preparing circuit for magnetic recording device
RU2017217C1 (en) Threshold device
SU1265837A1 (en) Device for reproducing digital information
SU698042A1 (en) Data reproduction system
SU1679386A1 (en) Two-shafts rotational speeds ratio meter
US4410817A (en) Precision time duration detector
JPS623740Y2 (en)

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20011129

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee