KR930008643A - Buffer control method - Google Patents
Buffer control method Download PDFInfo
- Publication number
- KR930008643A KR930008643A KR1019910018442A KR910018442A KR930008643A KR 930008643 A KR930008643 A KR 930008643A KR 1019910018442 A KR1019910018442 A KR 1019910018442A KR 910018442 A KR910018442 A KR 910018442A KR 930008643 A KR930008643 A KR 930008643A
- Authority
- KR
- South Korea
- Prior art keywords
- buffer
- control method
- processed
- data
- buffer control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Computer And Data Communications (AREA)
Abstract
본 발명은 버퍼에 저장된 데이터를 신속하게 전송함은 물론 전송할 데이터 용량이 클 경우에도 버퍼 용량을 많이 사용할 수 있도록 한 버퍼 제어 방법에 관한 것으로 이는 전송할 데이터 버퍼를 X1-X7까지로 구성하여 X1부터 X7까지 전송한 후 X1버퍼가 처리되는 것을 기다리지 않고 처리된 버퍼가 있을 때 처리된 버퍼를 이용하여 비순차적으로 데이터를 전송하게 하는 방법을 제공하기 위한 것이다.The present invention is also to quickly transfer the data stored in the buffer, as well as to transfer the configuration data buffer to which to transmit according to a buffer control method to use a lot of buffer capacity, even if the data capacity is large as to the X 1 -X 7 X It is to provide a method to transmit data out of order using the processed buffer when there is a processed buffer without transmitting the 1 buffer after transmitting from 1 to X 7 .
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 3 도는 본 발명 버퍼의 구성도,3 is a block diagram of a buffer of the present invention,
제 4 도는 본 발명의 플로우 챠트.4 is a flow chart of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910018442A KR960001269B1 (en) | 1991-10-18 | 1991-10-18 | Buffer control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910018442A KR960001269B1 (en) | 1991-10-18 | 1991-10-18 | Buffer control method |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930008643A true KR930008643A (en) | 1993-05-21 |
KR960001269B1 KR960001269B1 (en) | 1996-01-25 |
Family
ID=19321512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910018442A KR960001269B1 (en) | 1991-10-18 | 1991-10-18 | Buffer control method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960001269B1 (en) |
-
1991
- 1991-10-18 KR KR1019910018442A patent/KR960001269B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR960001269B1 (en) | 1996-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910010506A (en) | Semiconductor devices | |
ATE14179T1 (en) | OFFICE COMMUNICATION SYSTEM. | |
KR860008658A (en) | Transmission control method | |
KR960009411A (en) | Interverse buffer | |
KR910009006A (en) | LAN controller | |
KR930008643A (en) | Buffer control method | |
KR850700162A (en) | Output Comparison Control System and Method for Data Processing Equipment | |
ATE533271T1 (en) | METHOD FOR ADAPTING BUS SYSTEMS | |
KR910003475A (en) | Sequence controller | |
KR940002722A (en) | Data transfer and synchronization method between CPUs in a system consisting of two CPUs | |
JPS5760435A (en) | Data transfer controlling system | |
KR920004995A (en) | Interface method of communication device with different protocol | |
KR940027458A (en) | Facsimile implementation circuit and control method for transmitting information of general purpose computer | |
JPS573135A (en) | Data transfer system | |
JPS575141A (en) | Bus control system | |
KR890000978A (en) | Parallel connection method of programmable controller I / O module | |
KR890000958A (en) | Card Reader for Terminal | |
KR890016854A (en) | Teletext Receive Circuit | |
JPS57164330A (en) | Input and output interface device | |
KR970016983A (en) | Global bus matching device using buffer | |
KR910017298A (en) | Global memory control system of digital signal processor | |
KR970064065A (en) | How to send tokenless ringing data | |
KR910019378A (en) | Interfacing method of PC through message processing system and private exchange | |
JPS6417141A (en) | Information processing method | |
KR900010590A (en) | Information processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110121 Year of fee payment: 16 |
|
EXPY | Expiration of term |