KR920013711A - 반도체 집적회로장치 - Google Patents
반도체 집적회로장치 Download PDFInfo
- Publication number
- KR920013711A KR920013711A KR1019910022528A KR910022528A KR920013711A KR 920013711 A KR920013711 A KR 920013711A KR 1019910022528 A KR1019910022528 A KR 1019910022528A KR 910022528 A KR910022528 A KR 910022528A KR 920013711 A KR920013711 A KR 920013711A
- Authority
- KR
- South Korea
- Prior art keywords
- mos transistor
- data
- integrated circuit
- semiconductor integrated
- circuit device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims 2
- 230000004913 activation Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예를 도시하 블록도, 제2도는 제1실시예의 동작을 설명하기 위한 타임챠트, 제3도는 제2실시예에 관한 강압회로를 도시하는 블록도.
Claims (1)
- 데이타 유지노드와, 소정의 전위로 프리차지된 데이타선(BLO)과, 소스, 드레인을 상기 데이타선, 상기 데이타 유지 노드에 각각 접속한 MOS트랜지스터(TMO)와, 이 MOS트랜지스터를 개재하고 상기 데이타선에 전송된 데이타를 증폭하는 센스앰프(SA)와, 상기 MOS트랜지스터의 게이트에 절대치로 비료하여 드레인 전압 이상인 전압을 부여하는 승압회로(WLDV)와, 상기 센스 앰프의 활성화의 타이밍으로 상기 MOS트랜지스터의 게이트 저압의 절대치를 작게하는 수단(DWN)을 구비하는 것을 특징으로 하는 반도체 집적회로 장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2402053A JP2823361B2 (ja) | 1990-12-13 | 1990-12-13 | 半導体集積回路装置 |
JP90-402053 | 1990-12-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920013711A true KR920013711A (ko) | 1992-07-29 |
KR960000715B1 KR960000715B1 (ko) | 1996-01-11 |
Family
ID=18511861
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910022528A KR960000715B1 (ko) | 1990-12-13 | 1991-12-10 | 반도체 집적회로장치 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5274592A (ko) |
JP (1) | JP2823361B2 (ko) |
KR (1) | KR960000715B1 (ko) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NZ224999A (en) * | 1987-06-16 | 1990-10-26 | Comalco Alu | Aluminium alloy suitable for sacrificial anodes |
US5724286A (en) * | 1994-12-14 | 1998-03-03 | Mosaid Technologies Incorporated | Flexible DRAM array |
US6483139B1 (en) | 2001-07-05 | 2002-11-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device formed on semiconductor substrate |
JP2013004136A (ja) * | 2011-06-15 | 2013-01-07 | Elpida Memory Inc | 半導体装置 |
US11205470B2 (en) * | 2020-04-20 | 2021-12-21 | Micron Technology, Inc. | Apparatuses and methods for providing main word line signal with dynamic well |
US11990175B2 (en) | 2022-04-01 | 2024-05-21 | Micron Technology, Inc. | Apparatuses and methods for controlling word line discharge |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0061289B1 (en) * | 1981-03-17 | 1988-07-27 | Hitachi, Ltd. | Dynamic type semiconductor monolithic memory |
JPH0787034B2 (ja) * | 1984-05-07 | 1995-09-20 | 株式会社日立製作所 | 半導体集積回路装置 |
US4896297A (en) * | 1987-10-23 | 1990-01-23 | Mitsubishi Denki Kabushiki Kaisha | Circuit for generating a boosted signal for a word line |
JP2644261B2 (ja) * | 1988-03-15 | 1997-08-25 | 株式会社東芝 | ダイナミック型半導体記憶装置 |
JPH02247892A (ja) * | 1989-03-20 | 1990-10-03 | Fujitsu Ltd | ダイナミックランダムアクセスメモリ |
US5075890A (en) * | 1989-05-02 | 1991-12-24 | Kabushiki Kaisha Toshiba | Electrically erasable programmable read-only memory with nand cell |
JPH0383371A (ja) * | 1989-08-28 | 1991-04-09 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置の昇圧回路 |
JP2704459B2 (ja) * | 1989-10-21 | 1998-01-26 | 松下電子工業株式会社 | 半導体集積回路装置 |
JP2778199B2 (ja) * | 1990-04-27 | 1998-07-23 | 日本電気株式会社 | 内部降圧回路 |
-
1990
- 1990-12-13 JP JP2402053A patent/JP2823361B2/ja not_active Expired - Fee Related
-
1991
- 1991-12-10 KR KR1019910022528A patent/KR960000715B1/ko not_active IP Right Cessation
- 1991-12-13 US US07/805,560 patent/US5274592A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH04214291A (ja) | 1992-08-05 |
JP2823361B2 (ja) | 1998-11-11 |
US5274592A (en) | 1993-12-28 |
KR960000715B1 (ko) | 1996-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950030341A (ko) | 반도체 소자의 부스트랩 회로 | |
KR910006732A (ko) | 전류검출회로 | |
KR920022676A (ko) | 전자 플립-플롭 회로 | |
KR960012000A (ko) | 부트스트랩회로 | |
KR980004992A (ko) | 전류/전압 변화기와 이를 이용하는 센스 증폭기 및 센싱방법 | |
KR950026112A (ko) | 데이타 출력버퍼 제어회로 | |
KR970055264A (ko) | 차동 증폭기 | |
KR920017116A (ko) | 전류 감지 증폭회로 | |
KR890010906A (ko) | 스태틱 ram의 출력회로 | |
KR920020497A (ko) | 센스 앰프 회로를 갖는 반도체 ic장치 | |
KR900002552A (ko) | 출력회로 | |
KR920013711A (ko) | 반도체 집적회로장치 | |
KR940023060A (ko) | 입력회로 | |
KR900019364A (ko) | 적분기 회로 | |
KR870007510A (ko) | 반도체 메모리 소자의 데이타 판독회로 | |
KR890013769A (ko) | 중간전위생성회로 | |
KR920001533A (ko) | 반도체 집적회로 | |
KR970029739A (ko) | 반도체 전위 공급 장치 및 이를 이용한 반도체 기억 장치 | |
KR910006994A (ko) | 센스 앰프회로 | |
KR940023028A (ko) | 금속 산화물 반도체(mos) 트랜지스터를 이용한 전압/전류 변환 회로 | |
KR970063248A (ko) | 반도체메모리, 디바이스, 신호의 증폭방법, 패스 트랜지스터를 제어하기 위한 방법 및 장치 | |
KR930008848A (ko) | 반도체 집적회로 | |
KR940026953A (ko) | 반도체 메모리 장치 | |
KR960039634A (ko) | 저전원전압 반도체 장치의 입력버퍼 | |
KR880004634A (ko) | 고주파 증폭 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20021231 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |