KR920010631U - A> = B logic circuit - Google Patents
A> = B logic circuitInfo
- Publication number
- KR920010631U KR920010631U KR2019900017615U KR900017615U KR920010631U KR 920010631 U KR920010631 U KR 920010631U KR 2019900017615 U KR2019900017615 U KR 2019900017615U KR 900017615 U KR900017615 U KR 900017615U KR 920010631 U KR920010631 U KR 920010631U
- Authority
- KR
- South Korea
- Prior art keywords
- logic circuit
- logic
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920010631U true KR920010631U (en) | 1992-06-17 |
KR930005388Y1 KR930005388Y1 (en) | 1993-08-16 |
Family
ID=19305500
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930005388Y1 (en) |
-
1990
- 1990-11-16 KR KR2019900017615U patent/KR930005388Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR930005388Y1 (en) | 1993-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK173391D0 (en) | A wave-power-POWER GENERATORS | |
DE69117553D1 (en) | Output circuit | |
DE69119152D1 (en) | Circuit arrangement | |
DE4291224T1 (en) | BiCMOS logic logic circuit | |
DE69206651D1 (en) | Circuit arrangement | |
DE69213986D1 (en) | Circuit arrangement | |
DE69132540D1 (en) | Programmable logic circuit | |
KR950700635A (en) | BiCMOS Logic Circuit (BiCMOS LOGIC CIRCUIT) | |
DE69216663D1 (en) | Circuit | |
DE69306131D1 (en) | Complementary logic circuit | |
DE69128500D1 (en) | Emitter-coupled logic circuit | |
NO176738C (en) | A magnetic circuit | |
DE69128439D1 (en) | Flip-flop circuit | |
DE69220456D1 (en) | Circuit arrangement | |
DE69129739D1 (en) | Memory circuit | |
DE69126832D1 (en) | BiCMOS logic circuit | |
DE69215184D1 (en) | Integrated circuit | |
DE68916249D1 (en) | Logic circuit. | |
DE69429409D1 (en) | BiCMOS logic circuit | |
DE69122184D1 (en) | Threshold-free logic circuit | |
KR920010631U (en) | A> = B logic circuit | |
DE69221455D1 (en) | Centering circuit | |
DK0489194T3 (en) | circuit Event | |
IT1255865B (en) | SEMICONDUCTOR ARRANGEMENT | |
DK159390D0 (en) | A / (A / B) circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20040719 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |