KR920007258U - Vertical size signal limiting circuit - Google Patents

Vertical size signal limiting circuit

Info

Publication number
KR920007258U
KR920007258U KR2019900013755U KR900013755U KR920007258U KR 920007258 U KR920007258 U KR 920007258U KR 2019900013755 U KR2019900013755 U KR 2019900013755U KR 900013755 U KR900013755 U KR 900013755U KR 920007258 U KR920007258 U KR 920007258U
Authority
KR
South Korea
Prior art keywords
limiting circuit
vertical size
size signal
signal limiting
vertical
Prior art date
Application number
KR2019900013755U
Other languages
Korean (ko)
Other versions
KR920007137Y1 (en
Inventor
신욱희
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019900013755U priority Critical patent/KR920007137Y1/en
Publication of KR920007258U publication Critical patent/KR920007258U/en
Application granted granted Critical
Publication of KR920007137Y1 publication Critical patent/KR920007137Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/223—Controlling dimensions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/18—Generation of supply voltages, in combination with electron beam deflecting
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/16—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level
    • H04N5/18—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30—Electron or ion beam tubes for processing objects
    • H01J2237/304—Controlling tubes
    • H01J2237/30472—Controlling the beam
    • H01J2237/30483—Scanning
    • H01J2237/30488—Raster scan

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)
KR2019900013755U 1990-09-04 1990-09-04 Limit circuit of vertical size signal KR920007137Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900013755U KR920007137Y1 (en) 1990-09-04 1990-09-04 Limit circuit of vertical size signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900013755U KR920007137Y1 (en) 1990-09-04 1990-09-04 Limit circuit of vertical size signal

Publications (2)

Publication Number Publication Date
KR920007258U true KR920007258U (en) 1992-04-22
KR920007137Y1 KR920007137Y1 (en) 1992-10-02

Family

ID=19303102

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900013755U KR920007137Y1 (en) 1990-09-04 1990-09-04 Limit circuit of vertical size signal

Country Status (1)

Country Link
KR (1) KR920007137Y1 (en)

Also Published As

Publication number Publication date
KR920007137Y1 (en) 1992-10-02

Similar Documents

Publication Publication Date Title
DE69118953T2 (en) Buffer circuit
IT1243878B (en) SIGNAL DELAY CIRCUIT
DE69131531T2 (en) Integrating circuit
DE69119152T2 (en) Circuit arrangement
DE69132336D1 (en) Signal designer
DE69125433T2 (en) Video signal processing circuit
DE69216663D1 (en) Circuit
DE69115551T2 (en) Buffer circuit
DE69118239T2 (en) Level detection circuit
DE69118734D1 (en) Video signal separation circuit
TR25742A (en) VERTICAL DEFLECTION CIRCUIT
KR930003789U (en) Signal selection circuit
KR920007258U (en) Vertical size signal limiting circuit
DK0489194T3 (en) circuit Event
DE69127991D1 (en) Signal processor
KR920007214U (en) Horizontal size adjustment circuit
DE69126401D1 (en) Buffer circuit
DE69029577D1 (en) Signal conversion circuit
KR910019093U (en) Synchronization signal processing circuit
KR930001640U (en) Signal level discrimination circuit
DE69119363D1 (en) Hold circuit
KR930016779U (en) Signal division circuit
KR910013375U (en) Vertical size adjustment circuit
KR920003538U (en) Comparison signal generation circuit
KR930007235U (en) Signal generation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030929

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee