KR920005583U - DC degaussing circuit - Google Patents

DC degaussing circuit

Info

Publication number
KR920005583U
KR920005583U KR2019900011795U KR900011795U KR920005583U KR 920005583 U KR920005583 U KR 920005583U KR 2019900011795 U KR2019900011795 U KR 2019900011795U KR 900011795 U KR900011795 U KR 900011795U KR 920005583 U KR920005583 U KR 920005583U
Authority
KR
South Korea
Prior art keywords
degaussing circuit
degaussing
circuit
Prior art date
Application number
KR2019900011795U
Other languages
Korean (ko)
Other versions
KR960010673Y1 (en
Inventor
박태진
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019900011795U priority Critical patent/KR960010673Y1/en
Publication of KR920005583U publication Critical patent/KR920005583U/en
Application granted granted Critical
Publication of KR960010673Y1 publication Critical patent/KR960010673Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/12—Picture reproducers
    • H04N9/16—Picture reproducers using cathode ray tubes
    • H04N9/29—Picture reproducers using cathode ray tubes using demagnetisation or compensation of external magnetic fields
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/18—Generation of supply voltages, in combination with electron beam deflecting

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Video Image Reproduction Devices For Color Tv Systems (AREA)
KR2019900011795U 1990-08-03 1990-08-03 Dc degaussing circuit KR960010673Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900011795U KR960010673Y1 (en) 1990-08-03 1990-08-03 Dc degaussing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900011795U KR960010673Y1 (en) 1990-08-03 1990-08-03 Dc degaussing circuit

Publications (2)

Publication Number Publication Date
KR920005583U true KR920005583U (en) 1992-03-26
KR960010673Y1 KR960010673Y1 (en) 1996-12-23

Family

ID=19301911

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900011795U KR960010673Y1 (en) 1990-08-03 1990-08-03 Dc degaussing circuit

Country Status (1)

Country Link
KR (1) KR960010673Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980055886A (en) * 1996-12-28 1998-09-25 박병재 Side mirror structure of a car

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980055886A (en) * 1996-12-28 1998-09-25 박병재 Side mirror structure of a car

Also Published As

Publication number Publication date
KR960010673Y1 (en) 1996-12-23

Similar Documents

Publication Publication Date Title
DE69118953D1 (en) Buffer circuit
DE69131531D1 (en) Integrating circuit
DE69119152D1 (en) Circuit arrangement
DE69030569D1 (en) Clamping circuit
DE69317350D1 (en) Comparison circuit
DE69206651D1 (en) Circuit arrangement
DE69213986D1 (en) Circuit arrangement
DE69216663D1 (en) Circuit
DE69115551D1 (en) Buffer circuit
DE69220456D1 (en) Circuit arrangement
DE69119446D1 (en) Decoding circuit
DE59304283D1 (en) Circuit arrangement
NO930097L (en) SYNCHRONIZING PART CIRCUIT
DE69208426D1 (en) Subrack
DE69230480D1 (en) Counter circuit
DE69132775D1 (en) Counter circuit
DE69220987D1 (en) Clamping circuit
KR920005583U (en) DC degaussing circuit
ATA190390A (en) CURRENT LIMIT CIRCUIT
DK0489194T3 (en) circuit Event
FI925036A (en) VIDEO BANDSPELARE MED FOERBAETTRAD INSPELNING
DE69126401D1 (en) Buffer circuit
DE69119363D1 (en) Hold circuit
KR930001637U (en) Half adder circuit
DE59303835D1 (en) Circuit arrangement

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20041129

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee