KR910009050A - Horizontal Synchronization Generator Circuit for Doubletight Scanning - Google Patents

Horizontal Synchronization Generator Circuit for Doubletight Scanning Download PDF

Info

Publication number
KR910009050A
KR910009050A KR1019890014203A KR890014203A KR910009050A KR 910009050 A KR910009050 A KR 910009050A KR 1019890014203 A KR1019890014203 A KR 1019890014203A KR 890014203 A KR890014203 A KR 890014203A KR 910009050 A KR910009050 A KR 910009050A
Authority
KR
South Korea
Prior art keywords
horizontal synchronization
reference signal
scanning
synchronization reference
double
Prior art date
Application number
KR1019890014203A
Other languages
Korean (ko)
Other versions
KR920009066B1 (en
Inventor
박영준
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019890014203A priority Critical patent/KR920009066B1/en
Publication of KR910009050A publication Critical patent/KR910009050A/en
Application granted granted Critical
Publication of KR920009066B1 publication Critical patent/KR920009066B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

내용 없음No content

Description

배밀 주사용 수평동기 발생회로Horizontal Synchronization Generator Circuit for Doubletight Scanning

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 제2도의 각부 파형도.3 is a waveform diagram of each part of FIG.

제6도는 제4도의 상세회로도.6 is a detailed circuit diagram of FIG.

Claims (2)

텔레비젼 수상기의 배밀 주사용 수평동기 발생회로에 있어서, 상기 텔레비젼 수상기의 수평동기신호(HS) 및 시스템 클럭을 수평동기 기간 시작점을 표시하는 수평동기 기준신호(HRST)를 발생하는 수평동기 기준신호 발생기(10)와, 상기 수평동기 기준신호(HRST) 및 시스템 클럭을 받아 수평동기 기준신호(HRST)와 그 정중앙를 표시하는 배밀 주사용 수평동기 기준신호(DHRST)를 발생하는 배밀 주사용 수평동기 기준신호 발생기(20)와, 상기 배밀 주사용 수평동기 기준신호(DHRST) 및 시스템 클럭을 받아 이 배밀 주사용 수평동기 기준신호(DHRST)에 동기된 원 수평동기신호(HS)의 1/2펄스폭을 갖는 배밀 주사용 수평동기신호(DHRST)를 발생하는 배밀 주사용 수평동기신호 발생기(30)로 구성함을 특징으로 하는 회로.A horizontal synchronization generating circuit for double-density scanning of a television receiver, comprising: a horizontal synchronization reference signal generator for generating a horizontal synchronization signal HS of the television receiver and a horizontal synchronization reference signal HRST indicating a start point of a horizontal synchronization period of the system clock; 10) and a horizontal synchronization reference signal generator for receiving a horizontal synchronization reference signal HRST and a system clock to generate a horizontal synchronization reference signal HRST and a horizontal synchronization reference signal DHRST indicating its center. (20) and a half pulse width of the original horizontal synchronization signal (HS) synchronized with the double synchronization scanning horizontal synchronization reference signal (DHRST) in response to the double density scanning horizontal synchronization reference signal (DHRST) and the system clock. A circuit characterized in that it comprises a horizontal synchronous signal generator (30) for generating a double synchronous scanning horizontal synchronous signal (DHRST). 제1항에 있어서, 상기 배밀 주사용 수평동기 기준신호 발생기(20)가 디지탈 카운터를 이용하여 입력하는 수평동기 기준신호의 정중앙에 펄스를 발생시킴으로써주기마다 펄스가 발생됨을 특징으로 하는 배밀 주사용 수평동기 발생회로.The method of claim 1, wherein the double synchronous scanning horizontal synchronization reference signal generator 20 generates a pulse at the center of the horizontal synchronization reference signal input by using a digital counter. A horizontal synchronization generating circuit for double density scanning, characterized in that a pulse is generated every cycle. ※참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is to be disclosed based on the initial application.
KR1019890014203A 1989-10-04 1989-10-04 Horizontal-sync generating circuit KR920009066B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890014203A KR920009066B1 (en) 1989-10-04 1989-10-04 Horizontal-sync generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890014203A KR920009066B1 (en) 1989-10-04 1989-10-04 Horizontal-sync generating circuit

Publications (2)

Publication Number Publication Date
KR910009050A true KR910009050A (en) 1991-05-31
KR920009066B1 KR920009066B1 (en) 1992-10-13

Family

ID=19290408

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890014203A KR920009066B1 (en) 1989-10-04 1989-10-04 Horizontal-sync generating circuit

Country Status (1)

Country Link
KR (1) KR920009066B1 (en)

Also Published As

Publication number Publication date
KR920009066B1 (en) 1992-10-13

Similar Documents

Publication Publication Date Title
TW324790B (en) Liquid Displying Device
KR840002791A (en) Television receiver
KR880010608A (en) Picture-in-picture video signal generator
KR930015669A (en) Radix / Excellent Field Detection Device
DE3681224D1 (en) DISPLAY SYSTEM BY LINEAR PROCESS WITH CORRECTION FOR UNORGANIZED SIGNALS.
KR910009050A (en) Horizontal Synchronization Generator Circuit for Doubletight Scanning
KR900017391A (en) Received TV signal playback device
KR840005645A (en) Sampling pulse generator
KR890012480A (en) Timing pulse generator
KR930003094A (en) Jitter Detection Circuit
KR880013402A (en) Image display
KR920003648A (en) Synchronous Clock Generation Circuit
JP2545010B2 (en) Gate device
KR970078567A (en) Biphase Code Decoding System
KR910007343A (en) Synchronous circuit of a television camera
KR870010733A (en) Synchronous signal generator
KR970024897A (en) Synchronous Signal Generator
KR860003549A (en) CRT display control device
KR880008640A (en) Character Generator Control Circuit of Double Scan Television
KR880008626A (en) Horizontal and vertical synchronous signal control circuit
KR930018948A (en) Programmable Vertical Synchronous Signal Extraction Circuit
KR920014287A (en) Control Function Synchronization Method and Device
KR970019561A (en) Horizontal Synchronization Signal Synchronizer
KR910004022A (en) Character Generation Method and Circuit Using Interpolation
KR920001924A (en) Field detection circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030929

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee