KR910001299U - I / O circuit - Google Patents

I / O circuit

Info

Publication number
KR910001299U
KR910001299U KR2019890009160U KR890009160U KR910001299U KR 910001299 U KR910001299 U KR 910001299U KR 2019890009160 U KR2019890009160 U KR 2019890009160U KR 890009160 U KR890009160 U KR 890009160U KR 910001299 U KR910001299 U KR 910001299U
Authority
KR
South Korea
Prior art keywords
circuit
Prior art date
Application number
KR2019890009160U
Other languages
Korean (ko)
Other versions
KR940006663Y1 (en
Inventor
정수목
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019890009160U priority Critical patent/KR940006663Y1/en
Publication of KR910001299U publication Critical patent/KR910001299U/en
Application granted granted Critical
Publication of KR940006663Y1 publication Critical patent/KR940006663Y1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
KR2019890009160U 1989-06-29 1989-06-29 I/o circuit KR940006663Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890009160U KR940006663Y1 (en) 1989-06-29 1989-06-29 I/o circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890009160U KR940006663Y1 (en) 1989-06-29 1989-06-29 I/o circuit

Publications (2)

Publication Number Publication Date
KR910001299U true KR910001299U (en) 1991-01-24
KR940006663Y1 KR940006663Y1 (en) 1994-09-28

Family

ID=19287617

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890009160U KR940006663Y1 (en) 1989-06-29 1989-06-29 I/o circuit

Country Status (1)

Country Link
KR (1) KR940006663Y1 (en)

Also Published As

Publication number Publication date
KR940006663Y1 (en) 1994-09-28

Similar Documents

Publication Publication Date Title
DE69024431D1 (en) Flip-flop circuit
DE69033522D1 (en) Printed circuit
DE8916223U1 (en) Component
ID996B (en) SUBSTITUTED PIRROLUM
DE69030473D1 (en) Differentiating circuit
DE69029468T2 (en) Integrated circuit arrangement
KR900016210U (en) Electronic switch
NO178316C (en) delay circuit
IT9067404A0 (en) circuit
KR910008129U (en) Return Emphasis Circuit
FI902319A0 (en) Kampiakselivaihteisto
PT8473T (en) LANCIL
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
DE69027516T2 (en) Buffer circuit
FI902130A0 (en) Paraboloidreflektorantenn
DK277790D0 (en) ROEGERIANLAEG
DE59010443D1 (en) Integrated circuit arrangement
IT9022326A0 (en) BOARD
DE69025116D1 (en) Push-pull circuit
ATA149789A (en) RAILWHEEL
KR910001299U (en) I / O circuit
KR900019472U (en) Noagate circuit
IT223538Z2 (en) PORT-MIRRORS
KR900013684U (en) OHVA circuit
KR900016082U (en) Reset circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030814

Year of fee payment: 10

EXPY Expiration of term