KR870011461U - 클록신호 발생회로 - Google Patents

클록신호 발생회로

Info

Publication number
KR870011461U
KR870011461U KR2019850016576U KR850016576U KR870011461U KR 870011461 U KR870011461 U KR 870011461U KR 2019850016576 U KR2019850016576 U KR 2019850016576U KR 850016576 U KR850016576 U KR 850016576U KR 870011461 U KR870011461 U KR 870011461U
Authority
KR
South Korea
Prior art keywords
clock signal
generation circuit
signal generation
circuit
clock
Prior art date
Application number
KR2019850016576U
Other languages
English (en)
Other versions
KR880003262Y1 (ko
Inventor
박상중
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019850016576U priority Critical patent/KR880003262Y1/ko
Publication of KR870011461U publication Critical patent/KR870011461U/ko
Application granted granted Critical
Publication of KR880003262Y1 publication Critical patent/KR880003262Y1/ko

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131Digitally controlled

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Controls And Circuits For Display Device (AREA)
KR2019850016576U 1985-12-11 1985-12-11 클록신호 발생회로 KR880003262Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850016576U KR880003262Y1 (ko) 1985-12-11 1985-12-11 클록신호 발생회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850016576U KR880003262Y1 (ko) 1985-12-11 1985-12-11 클록신호 발생회로

Publications (2)

Publication Number Publication Date
KR870011461U true KR870011461U (ko) 1987-07-18
KR880003262Y1 KR880003262Y1 (ko) 1988-09-15

Family

ID=19247120

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850016576U KR880003262Y1 (ko) 1985-12-11 1985-12-11 클록신호 발생회로

Country Status (1)

Country Link
KR (1) KR880003262Y1 (ko)

Also Published As

Publication number Publication date
KR880003262Y1 (ko) 1988-09-15

Similar Documents

Publication Publication Date Title
DE69033309D1 (de) Takterzeugungsschaltung
KR880700419A (ko) 집적회로
KR880700420A (ko) 집적회로
KR880016923U (ko) 클럭 신호 생성 회로 장치
KR870004577A (ko) 클럭 성형 회로
DK178686D0 (da) Stroemstyret logisk kredsloeb
DE3670741D1 (de) Taktsignal-regeneratoranordnung.
KR860015315U (ko) 헤드 전환 신호 생성회로
IT1188434B (it) Disposizione circuitale
EP0233734A3 (en) Clock signal generating circuit
KR870011461U (ko) 클록신호 발생회로
GB8520575D0 (en) Clock signal generating circuit
IT8553401V0 (it) Orologio
KR870009069U (ko) 클럭 분주회로
KR880013928U (ko) 엠 에프 엠 리드데이타신호 발생회로
KR860008951U (ko) 동기 신호 발생회로
KR890014285U (ko) 도트클럭신호 발생회로
KR870010905U (ko) 점선 속성신호 발생회로
KR870009063U (ko) 시스템클럭 변환회로
IT1183845B (it) Orologio
KR860003996U (ko) 시계의 타종회로
KR890003290U (ko) 타임 클럭 발생 회로
KR870004255U (ko) 직렬 데이터의 병렬 변환회로
KR880014069U (ko) 유사 동기신호 발생회로
KR880003277U (ko) 펄스신호 발생회로

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19980828

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee