KR850006278A - Digital frequency discriminator - Google Patents
Digital frequency discriminator Download PDFInfo
- Publication number
- KR850006278A KR850006278A KR1019850000814A KR850000814A KR850006278A KR 850006278 A KR850006278 A KR 850006278A KR 1019850000814 A KR1019850000814 A KR 1019850000814A KR 850000814 A KR850000814 A KR 850000814A KR 850006278 A KR850006278 A KR 850006278A
- Authority
- KR
- South Korea
- Prior art keywords
- digital frequency
- frequency discriminator
- frequency
- discriminator
- memory circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P23/00—Arrangements or methods for the control of AC motors characterised by a control method other than vector control
- H02P23/18—Controlling the angular speed together with angular position or phase
- H02P23/186—Controlling the angular speed together with angular position or phase of one shaft by controlling the prime mover
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Control Of Electric Motors In General (AREA)
- Manipulation Of Pulses (AREA)
- Control Of Velocity Or Acceleration (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제 4 도는 본 발명의 기본 원리를 설명하기 위한 파형도.4 is a waveform diagram for explaining the basic principle of the present invention.
제 5 도는 제 4 도의 기본원리에 의거한 본 발명에 있어서의 일실시예의 디지틀식 주파수변별기의 블록도.5 is a block diagram of a digital frequency discriminator according to one embodiment of the present invention based on the basic principle of FIG.
제 6 도는 제 5 도의 동작파형도.6 is an operating waveform diagram of FIG.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 타이밍펄스 발생회로 2 : m비트의 2진 카운터1: timing pulse generator circuit 2: m-bit binary counter
3 : 클록게이트 4 : 제 1 데코우더3: clockgate 4: first decoder
5 : 제 2 데코우더 6 : n비트게이트5: 2nd decoder 6: n bit gate
7 : 래치회로 8 : DA변환회로7: Latch Circuit 8: DA Conversion Circuit
9 : 프리세트회로 10 : ROM & 데코우더9: Preset Circuit 10: ROM & Decoder
11 : 메모리제어회로 12 : 기억회로(메모리)11: memory control circuit 12: memory circuit (memory)
13 : 제 3 데코우더 14 : 스위치회로13: 3rd decoder 14: switch circuit
Claims (1)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59025451A JPH0611194B2 (en) | 1984-02-14 | 1984-02-14 | Digital frequency discriminator |
JP59-25451 | 1984-02-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR850006278A true KR850006278A (en) | 1985-10-02 |
KR900006787B1 KR900006787B1 (en) | 1990-09-21 |
Family
ID=12166380
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019850000814A KR900006787B1 (en) | 1984-02-14 | 1985-02-09 | Digital frequency discriminator |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH0611194B2 (en) |
KR (1) | KR900006787B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2574396B2 (en) * | 1988-05-25 | 1997-01-22 | 松下電器産業株式会社 | Speed error detector |
KR102039269B1 (en) * | 2018-08-23 | 2019-10-31 | 주식회사 에프램 | A Residual Current Detection Circuit |
KR102039270B1 (en) * | 2018-08-23 | 2019-10-31 | 주식회사 에프램 | A Ground-Fault Current Detection Circuit |
-
1984
- 1984-02-14 JP JP59025451A patent/JPH0611194B2/en not_active Expired - Lifetime
-
1985
- 1985-02-09 KR KR1019850000814A patent/KR900006787B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JPS60169913A (en) | 1985-09-03 |
JPH0611194B2 (en) | 1994-02-09 |
KR900006787B1 (en) | 1990-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR840004837A (en) | Wireless pager receiver | |
KR920007341A (en) | Method and apparatus for converting ECL signal to CMOS signal | |
US4204199A (en) | Method and means for encoding and decoding digital data | |
US4307381A (en) | Method and means for encoding and decoding digital data | |
KR840001026A (en) | Data reading circuit | |
KR880000880A (en) | Comparator | |
KR850006278A (en) | Digital frequency discriminator | |
KR860008647A (en) | Phase Locked Stepper Motor Controlled Light Chopper | |
KR870010690A (en) | Frequency abnormality detection circuit | |
KR930017301A (en) | Pulse width modulation circuit | |
KR910013751A (en) | NRZ / CMI (II) Code Inverter | |
SU1541785A1 (en) | Device for cycle synchronization and information decoding | |
JPS5561116A (en) | Sound volume control system | |
KR910006136A (en) | Inverter control hoist | |
KR920003769A (en) | Surround control circuit | |
KR900702709A (en) | Voice signal demodulation circuit | |
SU1270787A2 (en) | Device for performing digital magnetic recording | |
SU1614095A2 (en) | Infralow frequency signal generator | |
JPS5710566A (en) | Decoding circuit | |
KR880001147A (en) | Vertical drive pulse generator | |
JPS54130111A (en) | Coding system | |
KR910013178A (en) | Color signal processing cutoff circuit | |
KR920013874A (en) | Motor control signal generation circuit using pulse width modulation method | |
JPH0681163B2 (en) | Effective data extraction circuit | |
ES2076394T3 (en) | PROGRAMMER THAT PRODUCES BINARY OUTPUT SIGNALS IN RESPONSE TO A RHYTHM SIGNAL. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19970924 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |