KR20150096189A - Semiconductor package for high power transistor - Google Patents
Semiconductor package for high power transistor Download PDFInfo
- Publication number
- KR20150096189A KR20150096189A KR1020140017336A KR20140017336A KR20150096189A KR 20150096189 A KR20150096189 A KR 20150096189A KR 1020140017336 A KR1020140017336 A KR 1020140017336A KR 20140017336 A KR20140017336 A KR 20140017336A KR 20150096189 A KR20150096189 A KR 20150096189A
- Authority
- KR
- South Korea
- Prior art keywords
- inductor
- gate
- capacitor
- die
- matching
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48111—Disposition the wire connector extending above another semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
Abstract
A high output semiconductor device package according to the present invention is a package for a high output semiconductor device, comprising: a flange for providing electrical grounding and mechanical connection of an in-package configuration; A die of a high power transistor having a gate, a drain and a source electrically connected to the flange; An input lead frame mechanically connected to the flange and electrically connected to the gate; A gate matching circuit for performing impedance matching between the input lead frame and the gate of the die; A drain matching circuit portion located on the flange and having an input, an output and a bias input, the input conducting impedance matching coupled to a drain of the die; And an output integrated lead frame which is mechanically connected to the flange and connects the die and the external terminal to integrally perform input and output of RF power and DC power.
Description
The present invention relates to a high-power semiconductor device package, and more particularly, to a semiconductor device having a high-output semiconductor device package and a method of manufacturing the same. In order to improve the memory effect of a transistor and the asymmetry phenomenon of a cross- Device package.
RF power transistors are commonly used as signal amplifiers in wireless communication devices because of their inherent non-linear components, the input capacitance, gain, and phase transitions of the transistors vary. The nonlinearity of the RF power transistor is increased by the effects of internal and external matching networks designed to optimize the power transfer from the transistor, which adversely affects the broadband, linear performance of the amplifier.
The bias circuit used to deliver DC power to the transistor and the component to control the lower frequency spurious generation are known to affect the operation / video bandwidth of the transistor to improve power delivery and broadband linearity of the transistor have. An example of such a circuit is disclosed in Korean Patent Publication No. 10-2007-0014087. Korean Patent Laid-Open Publication No. 10-2007-0014087 discloses an RF power transistor with a parallel matching circuit. According to this prior art, some of the problems with the broadband performance of the RF power transistor are solved. The video bandwidth of the transistor is 40 to 45 MHz To about 90 to 100 MHz.
However, due to the spread of smart phones and wireless Internet, the demand for wireless communication applications has increased explosively, and the operating frequency of the wireless communication infrastructure has also rapidly increased, and the bandwidth for communication operation has reached from several tens to more than 100 MHz. This increase in communication operating bandwidth requires broadband characteristics for the power semiconductors used in communications, where the transistors are designed with internal and external matching circuits to optimize nonlinearity and power delivery, and the resulting memory device-specific memory effects It limits the improvement of the broadband performance and the linearity of the communication operating frequency of the power semiconductor.
In order to improve such a situation, it is common to construct a low impedance short circuit for a video band and to implement a parallel capacitor with an internal matching circuit which requires a large capacitance value. However, in the case of parallel capacitors, due to the limitations of the capacitor capacitance that can be implemented in the internal matching circuit, the low Q value of the capacitor, and the power loss at the operating frequency due to the influence of the self resonance frequency There is a limitation in improving the output power loss and in adjusting the impedance of the video band to improve the asymmetry phenomenon of the cross modulation component. 1 to 3 are circuit diagrams showing an embodiment of a semiconductor device package according to the prior art. In this case, an
SUMMARY OF THE INVENTION The present invention has been made in order to solve the above problems, and it is an object of the present invention to provide a high-power semiconductor device package, which uses a parallel resonant circuit to improve the memory effect of a transistor caused by impedance variation of an operation band and a video band, In order to solve the problem.
A high output semiconductor device package according to an embodiment of the present invention uses an output integrated lead frame to reduce an additional lead frame for DC power input and output, thereby miniaturizing the device and the PCB, simplifying the manufacturing process of the device, And to save money.
To achieve the above object, a high output semiconductor device package according to the present invention is a package for a high output semiconductor device, comprising: a flange for providing electrical grounding and mechanical connection of an arrangement in a package; A die of a high power transistor having a gate, a drain and a source electrically connected to the flange; An input lead frame mechanically connected to the flange and electrically connected to the gate; A gate matching circuit for performing impedance matching between the input lead frame and the gate of the die; A drain matching circuit portion located on the flange and having an input, an output and a bias input, the input conducting impedance matching coupled to a drain of the die; And an output integrated lead frame which is mechanically connected to the flange and connects the die and the external terminal to integrally perform input and output of RF power and DC power.
A high output semiconductor device package according to an embodiment of the present invention is characterized in that the drain matching circuit portion includes a shunt network and a series inductor.
The shunt network includes a first inductor, a first capacitor, a second inductor, and a second capacitor. The first inductor has a terminal connected to the output integrated lead One terminal of the second inductor is connected to the node between the first inductor and the first capacitor and the other terminal is connected to the second capacitor and the other terminal of the second inductor is connected to the frame and the other terminal is connected to the ground in series with the first capacitor, And connected to the ground in series.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the first inductor is electrically connected through a bond wire and at least one bond wire is used in parallel.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the second inductor is electrically connected through a bond wire and at least one or more bond wires are used in parallel.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the first inductor is 300 to 400 pH, the first capacitor is 20 to 30 pF, the second inductor is 450 to 550 pH, And the capacitor is 15 to 25 nF.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the second capacitor is larger than the first capacitor and is arranged close to the output integrated lead frame.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the gate matching circuit portion includes a T network and a parallel network.
The high power semiconductor device package according to another embodiment of the present invention is characterized in that the T network includes a first
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the first gate matching inductor is electrically connected through a bond wire, and at least one or more bond wires are used in parallel.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the second gate matching inductor is electrically connected through a bond wire and at least one bond wire is used in parallel.
A high output semiconductor device package according to another embodiment of the present invention is characterized in that the die is a gallium nitride (GaN) transistor.
A high output semiconductor device package according to another embodiment of the present invention is characterized in that the die is bonded to the flange and the source is mechanically and electrically connected.
The high output semiconductor device package according to another embodiment of the present invention is characterized in that the die includes a high output transistor formed of a plurality of unit elements.
A high-power semiconductor device package according to another embodiment of the present invention includes at least one die, at least one gate matching circuit, and at least one drain matching circuit.
The high output semiconductor device package according to the present invention provides an effect of improving the memory effect of the transistor and the asymmetry phenomenon of the intermodulation component caused by the impedance variation of the operation band and the video band by using the parallel resonance circuit.
A high output semiconductor device package according to an embodiment of the present invention uses an output integrated lead frame to reduce an additional lead frame for DC power input and output, thereby miniaturizing the device and the PCB, simplifying the manufacturing process of the device, Saving effect.
1 is a circuit diagram showing an embodiment of a semiconductor device package according to the prior art;
Fig. 2 is an equivalent circuit diagram of the semiconductor device package shown in Fig. 1. Fig.
3 is a view illustrating a physical shape of the semiconductor device package shown in FIG. 1;
4 is a circuit diagram showing a high-power semiconductor device package according to an embodiment of the present invention.
5 is a view showing a physical shape of the high-power semiconductor device package shown in FIG. 4;
6 is an equivalent circuit diagram of the high-power semiconductor device package shown in Fig.
7 is a graph showing the frequency response of a high power semiconductor device package according to an embodiment of the present invention.
FIG. 8 and FIG. 9 are graphs showing the third-order intermodulation characteristic response of the high-output semiconductor device package according to the prior art and the present invention.
10 is a circuit diagram showing a high-power semiconductor device package according to another embodiment of the present invention.
11 is a view showing a physical shape of the high-output semiconductor device package shown in Fig.
12 is a circuit diagram showing a high-power semiconductor device package according to another embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
Fig. 4 shows a high-power semiconductor device package according to the present invention, Fig. 5 is an equivalent circuit, and Fig. 6 shows a physical embodiment of such a circuit diagram. The high output
The
The die 100 is a high power transistor having a gate, a drain, and a source. The source is electrically connected to the
The
The gate matching circuit unit performs impedance matching between the
The gate matching circuitry serves to effectively transfer the RF power coming from the RF supply to the gate of the die and the drain matching circuitry performs the function of effectively transferring the RF power coming from the drain of the die to the output and load.
The gate matching circuit portion is formed in the same manner as the output matching circuit portion with respect to the bias supply portion and provides compensation for the inductor as well as the capacitor connected to the gate of the die.
According to an embodiment of the present invention, the gate matching circuitry may comprise a T network and a parallel network. T network converts the impedance seen by the transistor input lead frame at the communication operating frequency to match the output impedance of the line connected to the
T network may include a first
The
The drain matching circuitry is located on the
The drain matching circuitry may include a shunt network and a series inductor. The shunt network may include a
One terminal of the
One terminal of the
That is, the node between the
The output integrated
The drain bias is connected to the
4 illustrates an
5 is an equivalent circuit diagram of a circuit diagram of a high-power semiconductor device package according to the present invention. The die 100 shown in FIG. 5 includes a
Figure 7 shows the frequency response of an exemplary embodiment of the circuit shown in Figure 4;
More specifically, the
Generally, a video band used as a communication operation band has been expanded to more than 100 MHz in recent years. Low frequency power caused by the impedance characteristic of this band is the biggest cause of restriction of linearity improvement of a wireless device. Such low frequency power generated in the band of the video band is a main cause of the asymmetric phenomenon of the intermodulation component represented by the memory effect of the high frequency power device. In particular, it is a third-order intermodulation component used as a representative measure of the linearity performance of a wireless device, and it is considered as a direct cause of the limitation of the linearity improvement due to the asymmetry phenomenon in the cross modulation component of the upper side band and the lower side band. In order to improve such a phenomenon, generally, a method of limiting the magnitude of the power due to the low-frequency impedance fluctuation by setting the impedance of the video band band low is generally used. However, broadband wireless devices are required to cope with environmental changes such as the spread of wireless Internet and users, and existing methods for providing a short-circuit characteristic to the impedance of a video band by coupling a high-capacity capacitor from the outside of the package include a broadband The linearity of the base station or the wireless device is limited.
Figure 9 shows the Inter-Modulation Distortion (IMD) response as a two-tone frequency separation function. Generally, this distortion is measured using lower and upper frequencies (f1, f2), resulting in two main third order distortion components: 3L = 2f1-f2 and 3U = 2f2-f1.
In FIG. 9, the low-band curve represents the lower third IMD product and the upper-band curve represents the upper third IMD product. As shown in the graph of FIG. 9, the IMD increase of the low-band characteristic gradually increases as the tone interval increases. The up-band plot shows flatness up to 80 MHz.
One of the characteristics of the available bandwidth is that the deviation of the third order distortion components (3L, 3U) must be minimal over the entire available frequency range. For example, a roughly 3 dB deviation from the normal IMD level defined at lower frequencies can be used to determine the available bandwidth. As can be seen in FIG. 9, the lower frequency distortion levels of both the upper and lower IMD components range from about -27 dB to -20 dB as the two tone frequency separation space increases. The deviation of these two IMD components, which are approximately ± 3 dB, can be observed around 40 MHz. The available bandwidth is therefore extended beyond 40 MHz.
Another feature of the available bandwidth is the existence of an inflection point of the deviation of the third-order distortion components 3L and 3U over the entire available frequency range. The third order distortion components (3L, 3U) are a function of the bandwidth of the two-tone frequency separation band, and as the bandwidth of the tone increases, the deviations of the two major third order distortion components, i.e., 3L = 2f1-f2 and 3U = 2f2-f1 There is an inflection point in a specific frequency band where the degradation proceeds. This inflection point is defined as a third order intermodulation inflection point, and the size of the frequency band up to this inflection point is a section size that can improve intermodulation of the transistor. As can be seen in FIG. 9, the lower frequency distortion levels for both the upper and lower IMD components range from -30 dB to -20 dB as the two tone frequency separation space increases.
FIGS. 8 and 9 show frequency characteristics according to two-tone spacing. FIG. 8 is a characteristic graph before application to the VBW improvement circuit, and FIG. 9 is a characteristic graph after application to the VBW improvement circuit. 8 and 9, according to the embodiment of the present invention, when the generation band of the inflection point is increased by about 30 MHz in the case of the up-band when applied to the VBW improvement circuit according to the embodiment of the present invention, And increased by about 50%. In the case of the low-band, it increased about 150 MHz at 300 MHz and increased about 100% when compared with 150 MHz before application.
4 to 6, if the inductance of the
FIG. 10 is an equivalent circuit diagram of another example of the operation of the high-power semiconductor device package according to another embodiment of the present invention, and FIG. 11 is a diagram illustrating a physical shape of the high-output semiconductor device package shown in FIG. The output terminal of the die is coupled to the output integrated
Figure 12 is an exemplary illustration of a high power semiconductor device package in accordance with another embodiment of the present invention. Generally, a high-power large-power transistor element has a structure in which a plurality of unit elements (dies) 100 having a certain width and length are coupled in parallel at each drain end to generate large power. Thus, in accordance with an embodiment of the present invention, at least one die, at least one gate matching circuit, and at least one drain matching circuit may be included. In the present embodiment, a structure in which a unit element (die) 100 is connected in parallel to an output integrated lead frame is applied, coupling of each unit element (die) 100 constituting a power transistor, To minimize the unstable operation of the video band and the internal matching which are varied by the video signal.
It will be apparent to those skilled in the art that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. .
10: transistor
20: The first inductor of the conventional invention
30: The second inductor of the conventional invention
40: The first capacitor of the conventional invention
50: The third inductor of the conventional invention
60: the second capacitor of the conventional invention
70: Fourth inductor of the conventional invention
81: transistor lead frame I of the conventional invention
82: transistor lead frame II of the conventional invention
90: The third capacitor of the conventional invention
100: die
110: Coupling inductor
120: first inductor
130: a first capacitor
131: transmission line
140: Second inductor
150: second capacitor
160: External capacitor
170: Output integrated lead frame
180: External terminal
190: transistor package
210: Flange
220: Input lead frame
230: first gate matching inductor
240: second gate matching inductor
250: Gate matching capacitor
Claims (15)
A flange providing electrical grounding and mechanical connection of the configuration within the package;
A die of a high power transistor having a gate, a drain and a source electrically connected to the flange;
An input lead frame mechanically connected to the flange and electrically connected to the gate;
A gate matching circuit for performing impedance matching between the input lead frame and the gate of the die;
A drain matching circuit portion located on the flange and having an input, an output and a bias input, the input conducting impedance matching coupled to a drain of the die; And
And an output integrated lead frame that is mechanically connected to the flange and connects the die and the external terminal to integrate input and output of RF power and DC power.
A shunt network and a series inductor. ≪ RTI ID = 0.0 > A < / RTI >
The shunt network includes a first inductor, a first capacitor, a second inductor, and a second capacitor,
The first inductor has one terminal connected to the output integrated lead frame and the other terminal connected to the ground in series with the first capacitor,
Wherein the second inductor has a terminal connected to a node between the first inductor and the first capacitor and another terminal connected to the ground in series with the second capacitor.
Wherein at least one bond wire is used in parallel. ≪ Desc / Clms Page number 20 >
Wherein at least one bond wire is used in parallel. ≪ Desc / Clms Page number 20 >
Wherein the first inductor has a pH of 300 to 400,
The first capacitor has a capacitance of 20 to 30 pF,
The second inductor has a pH of 450 to 550,
Wherein the second capacitor is between 15 and 25 nF.
The first capacitor being larger than the first capacitor and being disposed in proximity to the output integrated leadframe.
T network and a parallel network.
A first gate matching inductor (230), a second gate matching inductor (240), and a gate matching capacitor (250), the gate matching capacitor coupled to the input lead frame via the first gate matching inductor And is connected to the gate of the die through a second gate matching inductor.
Wherein at least one bond wire is used in parallel. ≪ Desc / Clms Page number 20 >
Wherein at least one bond wire is used in parallel. ≪ Desc / Clms Page number 20 >
Gallium nitride (GaN) transistor.
Wherein the source and the drain are bonded to the flange, and the source is mechanically and electrically connected.
And a high-output transistor composed of a plurality of unit elements.
At least one die, at least one gate matching circuit, and at least one drain matching circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020140017336A KR101563212B1 (en) | 2014-02-14 | 2014-02-14 | Semiconductor package for high power transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020140017336A KR101563212B1 (en) | 2014-02-14 | 2014-02-14 | Semiconductor package for high power transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20150096189A true KR20150096189A (en) | 2015-08-24 |
KR101563212B1 KR101563212B1 (en) | 2015-10-26 |
Family
ID=54058752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020140017336A KR101563212B1 (en) | 2014-02-14 | 2014-02-14 | Semiconductor package for high power transistor |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101563212B1 (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6734728B1 (en) * | 2002-12-19 | 2004-05-11 | Infineon Technologies North America Corp. | RF power transistor with internal bias feed |
-
2014
- 2014-02-14 KR KR1020140017336A patent/KR101563212B1/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR101563212B1 (en) | 2015-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7567128B2 (en) | Power amplifier suppressing radiation of second harmonic over wide frequency band | |
EP1547394B1 (en) | Packaged rf power transistor having rf bypassing/output matching network | |
US7564303B2 (en) | Semiconductor power device and RF signal amplifier | |
US10453810B2 (en) | Integrated passive device for RF power amplifier package | |
US9685915B2 (en) | Amplification stage and wideband power amplifier | |
US10396727B2 (en) | LC network for a power amplifier with selectable impedance | |
US20080231373A1 (en) | Output Circuit | |
CN108233881B (en) | Amplifier circuit and packaged amplifier circuit | |
US10742174B2 (en) | Broadband power transistor devices and amplifiers with input-side harmonic termination circuits and methods of manufacture | |
CN106656069A (en) | Multi-frequency output matching network applied to GSM (Global System for Mobile Communications) radio-frequency power amplifier | |
US11444586B2 (en) | RF amplifiers with input-side fractional harmonic resonator circuits | |
JP2007060616A (en) | High frequency power amplifier | |
JP6316512B1 (en) | Semiconductor device | |
WO2009060264A1 (en) | Integrated circuit having harmonic termination circuitry | |
US9450545B2 (en) | Dual-band semiconductor RF amplifier device | |
US20020125955A1 (en) | Gain and bandwidth enhancement for RF power amplifier package | |
KR101563212B1 (en) | Semiconductor package for high power transistor | |
KR101601829B1 (en) | Semiconductor package for high power transistor | |
US9257946B2 (en) | Amplifier circuits | |
EP4372984A1 (en) | Power amplifier devices with in-package matching circuits that provide pseudo inverse class f operation | |
JP2011041313A (en) | High frequency power amplifier | |
EP3142252B1 (en) | Video bandwidth in rf amplifiers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20181018 Year of fee payment: 4 |