KR20140078168A - Liquid crystal display device and method for driving the same - Google Patents

Liquid crystal display device and method for driving the same Download PDF

Info

Publication number
KR20140078168A
KR20140078168A KR1020120147214A KR20120147214A KR20140078168A KR 20140078168 A KR20140078168 A KR 20140078168A KR 1020120147214 A KR1020120147214 A KR 1020120147214A KR 20120147214 A KR20120147214 A KR 20120147214A KR 20140078168 A KR20140078168 A KR 20140078168A
Authority
KR
South Korea
Prior art keywords
common
electrode
voltage
pixel
data
Prior art date
Application number
KR1020120147214A
Other languages
Korean (ko)
Other versions
KR102034047B1 (en
Inventor
최정미
Original Assignee
엘지디스플레이 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지디스플레이 주식회사 filed Critical 엘지디스플레이 주식회사
Priority to KR1020120147214A priority Critical patent/KR102034047B1/en
Publication of KR20140078168A publication Critical patent/KR20140078168A/en
Application granted granted Critical
Publication of KR102034047B1 publication Critical patent/KR102034047B1/en

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The present invention relates to a liquid crystal display device and a driving method thereof whereby the luminance deviation between an upper end portion and a lower end portion of a liquid crystal panel is prevented to increase the display quality. According to the present invention, when data voltages are sequentially supplied to all pixels for each frame period, each pixel temporarily stores data voltages supplied; and then all pixels apply, at the same time, the data voltages stored to a pixel electrode for a blank period after each frame period. Consequently, the luminance deviation between the upper end portion and the lower end portion of the liquid crystal panel, caused by an alternating current drive of a common electrode, can be prevented.

Description

Technical Field [0001] The present invention relates to a liquid crystal display (LCD)

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display device and a method of driving the same, which can improve image quality by preventing a luminance deviation between an upper end portion and a lower end portion of a liquid crystal panel.

2. Description of the Related Art In recent years, liquid crystal displays (LCDs) have been most widely used because of their excellent image quality, light weight, thinness, and low power.

1 is a pixel equivalent circuit diagram of a general liquid crystal display device.

1, a typical liquid crystal display device defines pixels at the intersections of a gate line GL and a data line DL, and each pixel includes a thin film transistor (hereinafter referred to as TFT) A capacitor Clc and a storage capacitor Cst. The liquid crystal capacitor Clc includes a pixel electrode connected to the TFT and a common electrode for applying an electric field to the liquid crystal together with the pixel electrode. The common electrode (Vcom) is supplied to the common electrode.

In such a liquid crystal display device, a liquid crystal is driven by a pixel voltage charged in a liquid crystal capacitor Clc and a storage capacitor Cst according to a data signal to display an image. However, when the pixel voltage always has the same polarity, that is, a positive (+) value or negative (-) value, the liquid crystal deteriorates. Accordingly, a data inversion method, which is a data for changing the polarity of a data signal for each frame, has been introduced. In order to lower the driving voltage of the data signal at the time of data inversion, a common voltage alternating driving method in which the polarity of the common voltage Vcom is changed every frame has been introduced.

However, if the polarity of the common voltage Vcom is changed every frame by the common voltage AC driving, the pixel voltage is shifted in the same manner, and the pixel voltage can not maintain the original voltage value during the period in which the pixel voltage is shifted. Then, the voltage between the pixel voltage and the common voltage, that is, the voltage applied to the liquid crystal, is lowered. As shown in FIG. 2, a luminance difference occurs at the upper and lower ends of the liquid crystal panel 100. The luminance deviation of the liquid crystal panel 100 is further increased from the upper end portion to the lower end portion, thereby lowering the luminance uniformity of the liquid crystal panel 100.

It is an object of the present invention to provide a liquid crystal display device and a method of driving the same that can prevent a brightness deviation between an upper end portion and a lower end portion of a liquid crystal panel to improve image quality.

According to an aspect of the present invention, there is provided a liquid crystal display device including a plurality of pixels connected to first to third gate lines and a data line, Each of the pixels includes a first switching element for supplying a data voltage supplied from the data line to the memory electrode in response to a scan signal applied to the first gate line; A first storage capacitor connected to the memory electrode and storing the data voltage; A second switching element for supplying a common voltage applied to the common electrode from the common line to the pixel electrode in response to a reset signal applied to the second gate line; A third switching element for supplying the data voltage stored in the first storage capacitor to the pixel electrode in response to a write signal applied to the third gate line; And a second storage capacitor connected to the pixel electrode and storing the data voltage; Wherein in each frame period, the data voltage is stored in the first storage capacitor for each pixel as the scan signal is sequentially applied to the first gate lines, and in a blank period after each frame period, The common voltage is supplied to the pixel electrode on a pixel-by-pixel basis as the signal is applied to the second gate lines at the same time, and the first storage The data voltage stored in the capacitor is supplied to the pixel electrode, and then the polarity of the common voltage is inverted.

And the common electrode forms a horizontal electric field or a vertical electric field together with the pixel electrode.

The first storage capacitor being connected to the first switching element, the memory electrode overlapping a next-end common line with a first insulating layer therebetween; And a common electrode connected to the next common line through the contact hole and overlapping the memory electrode with the second insulating layer interposed therebetween.

And the polarity of the common voltage is opposite to the polarity of the data voltage.

According to another aspect of the present invention, there is provided a method of driving a liquid crystal display including a plurality of pixels connected to first to third gate lines and a data line, Each of the pixels includes a first switching element for supplying a data voltage supplied from the data line to the memory electrode in response to a scan signal applied to the first gate line; A first storage capacitor connected to the memory electrode and storing the data voltage; A second switching element for supplying a common voltage applied to the common electrode from the common line to the pixel electrode in response to a reset signal applied to the second gate line; A third switching element for supplying the data voltage stored in the first storage capacitor to the pixel electrode in response to a write signal applied to the third gate line; And a second storage capacitor connected to the pixel electrode and storing the data voltage. The driving method of a liquid crystal display device according to claim 1, wherein in each frame period, the scan signals are sequentially applied to the first gate lines Storing the data voltage in the first storage capacitor for each pixel; The reset signal is simultaneously applied to the second gate lines to supply the common voltage to the pixel electrode for each pixel in the blank period after each of the frame periods and then the write signal is applied to the third gate lines And supplying the data voltage stored in the first storage capacitor to the pixel electrode for each of the pixels, and then reversing the polarity of the common voltage.

And inverting the polarity of the common voltage is characterized in that the polarity of the common voltage is opposite to the polarity of the data voltage.

In the present invention, the data voltages are sequentially supplied to all the pixels during each frame period, and each pixel temporarily stores the supplied data voltage. Then, in a blank period after each frame period, By applying the voltage to the pixel electrode, it is possible to prevent the vertical luminance deviation of the liquid crystal panel due to the AC drive of the common voltage.

1 is a pixel equivalent circuit diagram of a general liquid crystal display device.
FIG. 2 is a view showing a problem of luminance deviation of the upper and lower ends of the liquid crystal panel according to the common voltage AC driving.
3 is a configuration diagram of a liquid crystal display device according to an embodiment of the present invention. 4 is a driving waveform diagram of the liquid crystal panel 2 shown in Fig.
5 is an equivalent circuit diagram showing the pixel structure of the present invention.
6 is a plan view schematically showing the pixel shown in Fig.
7 is a cross-sectional view taken along the line AA 'shown in FIG.

Hereinafter, a liquid crystal display device and a driving method thereof according to embodiments of the present invention will be described in detail with reference to the accompanying drawings.

3 is a configuration diagram of a liquid crystal display device according to an embodiment of the present invention. 4 is a driving waveform diagram of the liquid crystal panel 2 shown in Fig.

The liquid crystal display device shown in FIG. 3 includes a liquid crystal panel 2 having a plurality of pixels connected to first to third gate lines GL1, GL2 and GL3 and a data line DL, A gate driver 4 for driving the gate lines GL1, GL2 and GL3, a data driver 6 for driving the data lines DL and a common line CL connected to each pixel of the liquid crystal panel 2 A common voltage supplier 8 for supplying a common voltage Vcom to the data driver 6 and a gate control signal GCS and a data control signal DCS for controlling the gate driver 4 and the data driver 6 And a timing controller 10 for outputting the timing signals.

In the present invention, the data voltages are sequentially supplied to all the pixels during each frame period, and each pixel temporarily stores the supplied data voltage. Then, in a blank period after each frame period, It is possible to prevent the vertical luminance deviation of the liquid crystal panel 2 due to the AC driving of the common voltage Vcom. The present invention will be described later in detail with reference to Figs. 5 and 6. Fig.

The liquid crystal panel 2 has two substrates and a liquid crystal layer interposed therebetween. A TFT array (Thin Film Transistor Array) is formed on the lower substrate of the liquid crystal panel 2. The TFT array includes a plurality of data lines DL to which a data voltage is supplied, a plurality of scan lines Scan, a reset signal Reset, and a write signal Write, which are crossed with the data lines DL, And a pixel formed at intersections of the first to third gate lines GL1, GL2 and GL3 and the data lines DL and the first to third gate lines GL1, GL2 and GL3. The structure and driving method of each pixel will be described later in detail.

On the upper substrate of the liquid crystal panel 2, a color filter array is formed. The color filter array includes a black matrix and a color filter. The liquid crystal panel 2 includes a common electrode 34 that forms an electric field together with the pixel electrode 38. The common electrode 34 has a vertical (vertical) mode such as a TN (Twisted Nematic) mode and a VA In an electric field driving system, the TFT is formed on an upper substrate. In a horizontal electric field driving system such as an IPS (In Plane Switching) mode and an FFS (Fringe Field Switching) The present invention can be applied to both the vertical electric field driving method and the horizontal electric field driving method. An upper polarizing film 16a is attached to the upper substrate of the liquid crystal panel 2 and a lower polarizing film 16b is attached to the lower substrate of the liquid crystal panel 2. [

The gate driver 4 operates in accordance with the gate control signal GCS provided from the timing controller 10. [ The gate driver 4 sequentially supplies a scan signal Scan to the first gate lines GL1 in each frame period, as shown in FIG. In a blank period after each frame period, a reset signal (Reset) is simultaneously applied to the second gate lines (GL2), and a write signal (Write) is simultaneously applied to the third gate lines (GL3).

The data driver 6 operates in accordance with the data control signal DCS provided from the timing controller 10. [ The data driver 6 latches the image data (RGB) provided from the timing controller 10 and converts the latched data into a data voltage using a gamma voltage. And supplies the converted data voltage to the plurality of data lines DL. The data driver 6 can convert the polarity of the data voltage into a line inversion method, a column inversion method, a dot inversion method, a vertical two dot version method, and the like, and supplies the converted data voltage to the data line DL.

The common voltage supply unit 8 generates the common voltage Vcom and supplies it to the common line CL of the liquid crystal panel 2. [ The common voltage supply unit 8 supplies the common voltage Vcom to each pixel so as to be opposite to the polarity of the data voltage supplied to each pixel. To this end, the common voltage supply unit 8 can generate first and second common voltages Vcom1 and Vcom2 having mutually opposite polarities, as shown in Fig. In this case, the common voltage supply unit 8 inverts the polarities of the first and second common voltages Vcom in the blank period after each frame period as the data voltage supplied to each pixel is inverted frame by frame. However, the common voltage supply unit 8 inverts the polarities of the first and second common voltages Vcom after the write signal Write is outputted in the blank period. Therefore, even if the polarity of the common voltage Vcom is varied, the present invention can prevent the vertical luminance deviation of the liquid crystal panel 2. [

The timing controller 10 arranges image data (RGB) provided from the system in accordance with the size and resolution of the liquid crystal panel 2, and supplies the image data to the data driver 6. The timing controller 10 generates a gate control signal GCS and a data control signal DCS using the timing synchronization signal SYNC provided from the system and supplies them to the gate driver 4 and the data driver 6 Thereby controlling them. The timing synchronization signal SYNC may include a vertical synchronization signal Vsync, a horizontal synchronization signal Hsync, a data enable signal Data Enable, and a dot clock DCLK. The gate control signal GCS may be a gate start pulse, a gate shift clock, a gate output enable signal, or the like. The data control signal DCS may be a source start pulse, a source sampling clock, a source output enable, or the like.

Hereinafter, the structure of each pixel according to the present invention will be described in detail.

5 is an equivalent circuit diagram showing the pixel structure of the present invention. 6 is a plan view schematically showing the pixel shown in Fig. 7 is a cross-sectional view taken along the line A-A 'shown in Fig.

5 and 6, each pixel of the present invention includes first to third TFTs T1 to T3, first and second storage capacitors Cst2, and a liquid crystal capacitor Clc.

The first TFT T1 supplies the data voltage supplied from the data line DL to the memory electrode 26 (Fig. 6) in response to the scan signal Scan applied to the first gate line GL1. 7, the first TFT T1 includes a gate electrode 14 connected to the first gate line GL1, a gate insulating film 12 covering the gate electrode 14, A semiconductor layer 20 and an ohmic contact layer 30 formed on the insulating film 12 and formed in an island shape in a region overlapping with the gate electrode 14; And a drain electrode 24 facing the source electrode 22 with the gate electrode 14 interposed therebetween.

The first storage capacitor Cst1 is connected to the memory electrode 26 and stores the data voltage Vdata applied to the memory electrode 26. [ The first storage capacitor Cst1 is connected to the drain electrode 24 of the first TFT T1 and overlaps the protruding portion 16 of the next end common line CL with the gate insulating film 12 therebetween The memory electrode 26 is connected to the projection 16 of the next common line CL through the contact hole 36 and is connected to the memory electrode 26 through the protection layer 32, (34). The present invention can sufficiently secure the capacitance of the first storage capacitor Cst1 by disposing the next stage common electrode 34 and the protrusion 16 of the common line CL on the upper and lower portions of the memory electrode 26 And the reliability of the data voltage to be stored in the first storage capacitor Cst1 can be ensured.

The second TFT T2 applies the common voltage Vcom applied from the common line CL to the common electrode 34 to the pixel electrode 38 in response to the reset signal Reset applied to the second gate line GL2. . The second TFT T2 initializes the pixel by causing the voltage difference between the common electrode 34 and the pixel electrode 38 to be '0' upon application of the reset signal Reset.

The third TFT T3 supplies a data voltage stored in the first storage capacitor Cst1 to the pixel electrode 38 in response to a write signal Write applied to the third gate line GL3.

The second storage capacitor Cst2 is connected to the pixel electrode 38 and serves to stably maintain the voltage applied to the pixel electrode 38. [ The second storage capacitor Cst2 may be formed by overlapping the pixel electrode 38 and the common electrode 34 with the gate insulating film 12 and the protective layer 32 interposed therebetween.

The liquid crystal capacitor Clc is formed of the liquid crystal between the pixel electrode 38 and the common electrode 34 and between them. 6 and 7, the pixel electrode 38 and the common electrode 34 are provided on the lower substrate of the liquid crystal panel 2 to form a horizontal electric field. However, the pixel electrode 38 and the common electrode 34 34 may form a vertical electric field.

Hereinafter, a driving method of each pixel according to the present invention will be described in detail with reference to FIGS. 4 and 5. FIG.

First, in each frame period, the gate driver 4 sequentially supplies a scan signal Scan to the first gate lines GL1. The data driver 6 supplies a data voltage to the data lines DL in synchronization with the scan signal Scan. Then, the first TFT (T1) is turned on in each of the plurality of pixels, and the data voltage supplied to the data line DL is applied to the memory electrode 26 through the first TFT (T1). The data voltage applied to the memory electrode 26 is temporarily stored in the first storage capacitor Cst1. At this time, the pixel electrode 38 holds the data voltage of the previous frame.

Then, in the blank period after each frame period, the gate driver 4 simultaneously applies the reset signal Reset to the second gate lines GL2. Then, the second TFT T2 is turned on for each of the plurality of pixels, and the common voltage Vcom supplied to the common electrode 34 is applied to the pixel electrode 38 through the second TFT T2. Then, the voltage of the pixel electrode 38 is initialized to the common voltage Vcom from the data voltage of the previous frame. As a result, the voltage difference between the common electrode 34 and the pixel electrode 38 becomes '0' (See 't1 period' in Fig. 4).

Then, in the blank period after each frame period, the gate driver 4 simultaneously applies the write signal Write to the third gate lines GL3. Then, the third TFT T3 is turned on in each of the plurality of pixels, and the data voltage stored in the first storage capacitor Cst1 is applied to the pixel electrode 38 through the third TFT T3. Then, the pixel electrode 38 forms a horizontal electric field or a vertical electric field with the common electrode 34 according to the data voltage, thereby changing the movement of the liquid crystal (refer to the 't2 period' in FIG. 4).

Subsequently, in the blank period after each frame period, the common voltage supply unit 8 inverts the polarity of the first and second common voltages Vcom after the write signal Write is output from the gate driver 4. [ At this time, the voltage of the pixel electrode 38 for each pixel is coupled according to the variation of the common voltage, but since the time when the data voltage is applied to the pixel electrode 38 for each pixel is the same, The luminance deviation does not occur between the upper end portion and the lower end portion (refer to 't3 period' in Fig. 4).

As described above, according to the present invention, data voltages are sequentially supplied to all the pixels during each frame period, and each pixel temporarily stores a supplied data voltage. Then, in a blank period after each frame period, By applying the stored data voltage to the pixel electrode at the same time, it is possible to prevent the vertical luminance deviation of the liquid crystal panel due to the AC driving of the common voltage.

It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents. Will be clear to those who have knowledge of.

2: liquid crystal panel 4: gate driver
6: Data driver 8: Common voltage supply unit
10: timing controller 16: protrusion of common line
26: memory electrode 34: common electrode
38: pixel electrode 36: contact hole

Claims (7)

A plurality of pixels connected to the first to third gate lines and the data lines;
Each of the pixels
A first switching element for supplying a data voltage supplied from the data line to the memory electrode in response to a scan signal applied to the first gate line;
A first storage capacitor connected to the memory electrode and storing the data voltage;
A second switching element for supplying a common voltage applied to the common electrode from the common line to the pixel electrode in response to a reset signal applied to the second gate line;
A third switching element for supplying the data voltage stored in the first storage capacitor to the pixel electrode in response to a write signal applied to the third gate line;
And a second storage capacitor connected to the pixel electrode and storing the data voltage;
In each frame period, the data voltage is stored in the first storage capacitor for each pixel as the scan signal is sequentially applied to the first gate lines,
In the blank period after each frame period, the common voltage is supplied to the pixel electrode for each pixel as the reset signal is simultaneously applied to the second gate lines, and then the write signal is applied to the third gate lines The data voltage stored in the first storage capacitor is supplied to the pixel electrode for each pixel, and then the polarity of the common voltage is inverted. The method according to claim 1,
And the common electrode forms a horizontal electric field together with the pixel electrode. The method of claim 2,
The first storage capacitor
A memory electrode connected to the first switching element, the memory electrode overlapping a next common line with a first insulating layer therebetween;
And a common electrode connected to the next common line through the contact hole and overlapping the memory electrode with the second insulating layer interposed therebetween. The method according to claim 1,
And the common electrode forms a vertical electric field together with the pixel electrode. The method according to claim 1,
Wherein a polarity of the common voltage is opposite to a polarity of the data voltage. A plurality of pixels connected to the first to third gate lines and the data lines; Each of the pixels includes a first switching element for supplying a data voltage supplied from the data line to the memory electrode in response to a scan signal applied to the first gate line; A first storage capacitor connected to the memory electrode and storing the data voltage; A second switching element for supplying a common voltage applied to the common electrode from the common line to the pixel electrode in response to a reset signal applied to the second gate line; A third switching element for supplying the data voltage stored in the first storage capacitor to the pixel electrode in response to a write signal applied to the third gate line; And a second storage capacitor connected to the pixel electrode and storing the data voltage, the method comprising:
Sequentially applying the scan signals to the first gate lines in each frame period to store the data voltage in the first storage capacitor for each pixel;
The reset signal is simultaneously applied to the second gate lines to supply the common voltage to the pixel electrode for each pixel in the blank period after each of the frame periods and then the write signal is applied to the third gate lines And supplying the data voltage stored in the first storage capacitor to the pixel electrode for each of the pixels, and then reversing the polarity of the common voltage. The method of claim 6,
Wherein the step of inverting the polarity of the common voltage is such that the polarity of the common voltage is opposite to the polarity of the data voltage.
KR1020120147214A 2012-12-17 2012-12-17 Liquid crystal display device and method for driving the same KR102034047B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020120147214A KR102034047B1 (en) 2012-12-17 2012-12-17 Liquid crystal display device and method for driving the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020120147214A KR102034047B1 (en) 2012-12-17 2012-12-17 Liquid crystal display device and method for driving the same

Publications (2)

Publication Number Publication Date
KR20140078168A true KR20140078168A (en) 2014-06-25
KR102034047B1 KR102034047B1 (en) 2019-10-18

Family

ID=51129839

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020120147214A KR102034047B1 (en) 2012-12-17 2012-12-17 Liquid crystal display device and method for driving the same

Country Status (1)

Country Link
KR (1) KR102034047B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018233368A1 (en) * 2017-06-23 2018-12-27 京东方科技集团股份有限公司 Pixel circuit, display device, and driving method
CN109785814A (en) * 2018-08-31 2019-05-21 友达光电股份有限公司 Display panel and pixel circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003222902A (en) * 2002-01-30 2003-08-08 Hitachi Ltd Display and module
KR20040014349A (en) * 2002-08-09 2004-02-14 가부시키가이샤 히타치세이사쿠쇼 Image disply apparatus and image display module
KR20080037756A (en) * 2006-10-27 2008-05-02 엘지디스플레이 주식회사 Liquid crystal display panel, a in-plain switching liquid crystal display device and method for driving the same
KR20110061745A (en) * 2009-12-02 2011-06-10 엘지디스플레이 주식회사 Driving circuit for liquid crystal display device and method for driving the same
KR20120066538A (en) * 2010-12-14 2012-06-22 엘지디스플레이 주식회사 Driving circuit for liquid crystal display device and method for driving the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003222902A (en) * 2002-01-30 2003-08-08 Hitachi Ltd Display and module
KR20040014349A (en) * 2002-08-09 2004-02-14 가부시키가이샤 히타치세이사쿠쇼 Image disply apparatus and image display module
KR20080037756A (en) * 2006-10-27 2008-05-02 엘지디스플레이 주식회사 Liquid crystal display panel, a in-plain switching liquid crystal display device and method for driving the same
KR20110061745A (en) * 2009-12-02 2011-06-10 엘지디스플레이 주식회사 Driving circuit for liquid crystal display device and method for driving the same
KR20120066538A (en) * 2010-12-14 2012-06-22 엘지디스플레이 주식회사 Driving circuit for liquid crystal display device and method for driving the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018233368A1 (en) * 2017-06-23 2018-12-27 京东方科技集团股份有限公司 Pixel circuit, display device, and driving method
US11081040B2 (en) 2017-06-23 2021-08-03 Beijing Boe Display Technology Co., Ltd. Pixel circuit, display device and driving method
CN109785814A (en) * 2018-08-31 2019-05-21 友达光电股份有限公司 Display panel and pixel circuit
CN109785814B (en) * 2018-08-31 2021-04-16 友达光电股份有限公司 Display panel and pixel circuit

Also Published As

Publication number Publication date
KR102034047B1 (en) 2019-10-18

Similar Documents

Publication Publication Date Title
US9865209B2 (en) Liquid crystal display for operating pixels in a time-division manner
US10049629B2 (en) Display device capable of low-speed driving and method of driving the same
US9093039B2 (en) Liquid crystal display device and method of driving the same
JP5426167B2 (en) Display device
US8982028B2 (en) Display apparatus with improved display characteristics and common voltage generator
KR101970559B1 (en) Liquid crystal display device and method for driving the same
US9530384B2 (en) Display device that compensates for changes in driving frequency and drive method thereof
JP2008241828A (en) Display device
KR102278192B1 (en) Liquid crystal display device
KR102143221B1 (en) Display Device
US20230368748A1 (en) Display device
KR20100096383A (en) Liquid crystal display
KR101354356B1 (en) Liquid crystal display
KR101493526B1 (en) Liquid crystal display
KR102034047B1 (en) Liquid crystal display device and method for driving the same
KR101915067B1 (en) liquid crystal display device and method of driving the same
KR20160091528A (en) Display device and driving method for display device using the same
US10665201B2 (en) Display device
KR20180014337A (en) Liquid crystal display device
KR20080076578A (en) Lcd having storage on common structure and driving method of the same
KR102253321B1 (en) Liquid crystal display and method for driving the same
KR20140082299A (en) Liquid crystal display
KR20140096555A (en) Device And Method For Generating Gate Low Voltage of Display
KR102238638B1 (en) Power Supply Circuit of Display Device
KR20150003053A (en) Liquid crystal display

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant