KR20090067513A - Method of manufacturing a probe structure - Google Patents
Method of manufacturing a probe structure Download PDFInfo
- Publication number
- KR20090067513A KR20090067513A KR1020070135195A KR20070135195A KR20090067513A KR 20090067513 A KR20090067513 A KR 20090067513A KR 1020070135195 A KR1020070135195 A KR 1020070135195A KR 20070135195 A KR20070135195 A KR 20070135195A KR 20090067513 A KR20090067513 A KR 20090067513A
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- opening
- solder
- etching
- probe structure
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Measuring Leads Or Probes (AREA)
Abstract
Description
The present invention relates to a semiconductor inspection device, and more particularly to a method for manufacturing a probe structure of a probe card for inspecting the electrical characteristics of the semiconductor device.
In general, a semiconductor package is used to electrically connect a semiconductor chip manufactured by a Fab process, which forms an electrical circuit on a silicon wafer used as a semiconductor substrate, as one device, and to be protected from external shock. It means the thing sealed with epoxy resin.
According to the recent miniaturization of semiconductor devices, a ball grid array (BGA) type package and a flip chip type package have received the most attention. The BGA type package and the flip chip type package may include electrode pads as solder balls and solder bumps, respectively, for miniaturization.
Such a semiconductor package is essentially subjected to an electrical die sorting (EDS) process to check for electrical property defects. In the EDS process, after the test apparatus applies an electrical signal through a probe structure of a probe card in contact with an electrode pad of the semiconductor device, the test apparatus receives a response signal corresponding thereto to test whether the semiconductor device is abnormal. .
FIG. 1 is a schematic view illustrating a general probe structure, and FIG. 2 is an enlarged view of a portion A of FIG. 1.
The
However, as shown in FIG. 2, as the
In view of the above-mentioned problems, one problem to be solved through embodiments of the present invention is to provide a method of manufacturing a probe structure that can prevent the damage of the inspection object and reduce the manufacturing cost during the inspection.
In order to achieve the object of the present invention, the method of manufacturing a probe structure according to the present invention forms a first substrate with a first opening having a first shape having a pointed bottom surface by partially etching the first substrate. The first opening of the first substrate is etched second to form a first substrate having a second opening having a rounded bottom surface. Solder bumps are formed by filling solder in the second openings of the first substrate. A connection portion connected to the electrical wiring is formed on a second substrate having electrical wiring therein. Solder bumps filled in the second openings of the first substrate are aligned at the connection end of the second substrate. The solder bumps filled in the connection portions of the second substrate to the second openings of the first substrate are transferred.
In example embodiments, anisotropic etching may be performed using the first etching, and isotropic etching may be performed using the second etching.
According to another embodiment, the method of filling solder in the second opening of the first substrate may use injection molding.
According to another embodiment, the first substrate may use a substrate made of a transparent material.
According to another embodiment, the second opening provided in the first substrate may be formed in a shape having a depth greater than the width of the width.
Such a method for manufacturing a probe structure according to the present invention can be formed to have an end portion of the contact portion for contact with the inspection object to have a rounded shape to prevent damage to the inspection object.
In addition, by using the squeegee method, the process is simplified, and it is possible to repeatedly use the substrate to embed the solder paste, thereby reducing the manufacturing cost of the probe structure.
Hereinafter, a method for manufacturing a probe structure according to an embodiment of the present invention will be described in detail with reference to the accompanying drawings. As the inventive concept allows for various changes and numerous embodiments, particular embodiments will be illustrated in the drawings and described in detail in the text. However, this is not intended to limit the present invention to the specific disclosed form, it should be understood to include all modifications, equivalents, and substitutes included in the spirit and scope of the present invention. In describing the drawings, similar reference numerals are used for similar elements. In the accompanying drawings, the dimensions of the structure is shown to be larger than the actual size for clarity of the invention, or to reduce the actual size to illustrate the schematic configuration. Terms such as first and second may be used to describe various components, but the components should not be limited by the terms. The terms are used only for the purpose of distinguishing one component from another. For example, without departing from the scope of the present invention, the first component may be referred to as the second component, and similarly, the second component may also be referred to as the first component.
The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting of the present invention. Singular expressions include plural expressions unless the context clearly indicates otherwise. In this application, the terms "comprise" or "have" are intended to indicate that there is a feature, number, step, action, component, part, or combination thereof described on the specification, and one or more other features. It is to be understood that the present invention does not exclude the possibility of the presence or the addition of numbers, steps, operations, components, parts, or combinations thereof.
On the other hand, unless otherwise defined, all terms used herein, including technical or scientific terms, have the same meaning as commonly understood by one of ordinary skill in the art. Terms such as those defined in the commonly used dictionaries should be construed as having meanings consistent with the meanings in the context of the related art and shall not be construed in ideal or excessively formal meanings unless expressly defined in this application. Do not.
3 is a view schematically showing a probe structure manufactured by the method for manufacturing a probe structure according to an embodiment of the present invention.
Referring to FIG. 3, a
Here, the inspection object may be an object (eg, an object made of solder) that is easily damaged due to a relatively weak area contacting the
The
The
Here, the
As described above with reference to the accompanying drawings, a method of manufacturing a
4A through 4L are schematic cross-sectional views illustrating a method of manufacturing a probe structure according to an exemplary embodiment of the present invention.
4A to 4G illustrate a step of forming an opening for forming a contact portion and filling a solder to form
Referring to FIG. 4A, a
Referring to FIG. 4B, after forming a photoresist film on the
Here, the conventional probe card is provided with a plurality of
Referring to FIG. 4C, a
Referring to FIG. 4D, the
Here, anisotropic etching is used for the first etching for forming the
Referring to FIG. 4E, the
As mentioned above, a
Therefore, the bottom surface of the
As such, after the
Referring to FIG. 4F,
In contrast, a method of filling solder in the
Referring to FIG. 4G, after the solder is filled in the
However, when the solder is filled in the
4H and 4I illustrate a step of forming a
Referring to FIG. 4H, an organic insulating
Here, the
After the organic insulating
Thereafter, the planarization process is performed until the surface of the organic insulating
Referring to FIG. 4I, after the
In the meantime, the
4J and 4K illustrate bonding (bonding) the
Referring to FIG. 4J, after the formation of the
Referring to FIG. 4K, the solder formed by filling the
Next, when the
Here, the
Meanwhile, although the
4L illustrates a step of forming the
Referring to FIG. 4L, after the connecting
At this time, the
When the
Meanwhile, the process of forming the
In other words, when the
Although the detailed description of the present invention has been described with reference to the preferred embodiments of the present invention, those skilled in the art or those skilled in the art will have the idea of the present invention described in the claims to be described later. It will be understood that various modifications and variations can be made in the present invention without departing from the scope of the present invention.
As described above, the method for manufacturing a probe structure according to the preferred embodiment of the present invention has a curved shape at the tip of the contact portion for directly contacting the inspection object for performing the inspection, so that the contact portion comes into contact with the inspection object. Damage can be prevented.
In addition, by forming an opening for forming a contact portion in the substrate, and forming a solder bump for forming the contact portion by filling a solder into the opening, the substrate having the opening can be repeatedly used to manufacture the probe structure. Can reduce the cost.
While the foregoing has been described with reference to preferred embodiments of the present invention, those skilled in the art will be able to variously modify and change the present invention without departing from the spirit and scope of the invention as set forth in the claims below. It will be appreciated.
1 is a schematic diagram illustrating a general probe structure.
FIG. 2 is an enlarged view of a portion A of FIG. 1.
3 is a view schematically showing a probe structure manufactured by the method for manufacturing a probe structure according to an embodiment of the present invention.
4A through 4L are schematic cross-sectional views illustrating a method of manufacturing a probe structure according to an exemplary embodiment of the present invention.
Explanation of symbols on the main parts of the drawings
100: probe structure 110: contact portion
110a: solder paste 120: connection
122: bump part 124: beam part
210:
212b: mask pattern 214: first photoresist pattern
216a:
220:
222: organic insulating
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070135195A KR20090067513A (en) | 2007-12-21 | 2007-12-21 | Method of manufacturing a probe structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070135195A KR20090067513A (en) | 2007-12-21 | 2007-12-21 | Method of manufacturing a probe structure |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20090067513A true KR20090067513A (en) | 2009-06-25 |
Family
ID=40995225
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070135195A KR20090067513A (en) | 2007-12-21 | 2007-12-21 | Method of manufacturing a probe structure |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20090067513A (en) |
-
2007
- 2007-12-21 KR KR1020070135195A patent/KR20090067513A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7163830B2 (en) | Method for temporarily engaging electronic component for test | |
JP4745007B2 (en) | Semiconductor device and manufacturing method thereof | |
KR101030769B1 (en) | Stack package and the method for stack packaging | |
JP3757971B2 (en) | Manufacturing method of semiconductor device | |
JP2005167191A (en) | Fanout wafer-level-package structure and method of manufacturing same | |
JP2009540291A (en) | Cantilever type probe manufacturing method and probe card manufacturing method using the same | |
CN108538801B (en) | Semiconductor substrate, semiconductor package device, and method for forming semiconductor substrate | |
KR20130002914A (en) | Test structures and testing methods for semiconductor devices | |
US6784556B2 (en) | Design of interconnection pads with separated probing and wire bonding regions | |
US20230386944A1 (en) | Semiconductor package including test line structure | |
JP2009164607A (en) | Bonding pad structure, manufacturing method thereof, and semiconductor package including bonding pad structure | |
US11199576B2 (en) | Probe head structure of probe card and testing method | |
CN110010511B (en) | Test mode of radio frequency chip system-in-package module | |
KR100906497B1 (en) | Substrate for mounting probe in probe card, probe card and manufacturing method thereof | |
KR20090067513A (en) | Method of manufacturing a probe structure | |
KR101273970B1 (en) | Method of Manufacturing Probe Needle and Probe | |
US8237450B2 (en) | Method of testing insulation property of wafer-level chip scale package and TEG pattern used in the method | |
JP2009253267A (en) | Jig for bonding solder ball, and manufacturing method for semiconductor device using the same | |
JP2009231402A (en) | Semiconductor device, and manufacturing method of semiconductor device | |
KR100627977B1 (en) | Vertical-type probe manufacturing method | |
KR101242001B1 (en) | Method of manufacturing a probe structure | |
US7685704B2 (en) | Method for manufacturing bump of probe card | |
KR100928901B1 (en) | Probe card manufacturing method | |
KR20060058954A (en) | Wafer level package and manufacturing method thereof | |
TWI410636B (en) | Probe card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
WITN | Withdrawal due to no request for examination |