KR20090021752A - Power module package - Google Patents
Power module package Download PDFInfo
- Publication number
- KR20090021752A KR20090021752A KR1020070086541A KR20070086541A KR20090021752A KR 20090021752 A KR20090021752 A KR 20090021752A KR 1020070086541 A KR1020070086541 A KR 1020070086541A KR 20070086541 A KR20070086541 A KR 20070086541A KR 20090021752 A KR20090021752 A KR 20090021752A
- Authority
- KR
- South Korea
- Prior art keywords
- wiring pattern
- power module
- module package
- semiconductor chip
- lead frame
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/40139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous strap daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49431—Connecting portions the connecting portions being staggered on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
본 발명은 전력 모듈의 패키지에 관한 것으로서, 더욱 상세하게는, 인쇄회로기판을 포함하는 스마트 전력 모듈의 패키지에 관한 것이다.The present invention relates to a package of a power module, and more particularly, to a package of a smart power module including a printed circuit board.
최근 서보 드라이버, 인버터, 전력 레귤레이터 및 컨버터와 같은 전력용 전자 산업이 발전함에 따라, 무게가 가볍고, 크기가 작으면서도 성능이 우수한 전력용 소자에 대한 요구가 증대되고 있다. 이와 같은 추세에 따라, 최근에는 다양한 전력용 반도체 칩들을 하나의 패키지에 집적시킬 뿐만 아니라, 전력용 반도체 칩들을 제어하기 위한 IC 칩과 같은 저전력 반도체 칩들도 하나의 패키지에 수용하는 스마트 또는 인텔리전트 전력 모듈에 대한 연구가 활발하게 이루어지고 있다.Recently, with the development of the power electronics industry such as servo drivers, inverters, power regulators and converters, there is an increasing demand for power devices that are light in weight, small in size, and excellent in performance. In accordance with this trend, smart or intelligent power modules have recently integrated various power semiconductor chips into one package, as well as low power semiconductor chips such as IC chips for controlling power semiconductor chips in one package. There is an active research on.
도 1 및 도 2는 종래의 스마트 전력 모듈 패키지(10)를 도시하는 평면도 및 단면도이다.1 and 2 are a plan view and a cross-sectional view showing a conventional smart
도 1 및 도 2를 참조하면, 스마트 전력 모듈 패키지(10)는 기판(11) 상에 부착된 하나 이상의 전력 제어용 반도체 칩(15a)과 이를 제어하기 위한 저전력 반도체 칩(15b)을 포함한다. 배선 패턴(13)은 기판(11)의 표면에 형성되며, 예를 들어 구리 배선층으로 이루어진 금속층 패턴일 수 있다. 배선 패턴(13)과 기판(11)은 절 연층(12)에 의해 전기적으로 절연되어 격리된다. 배선 패턴(13) 상의 인접하는 복수개의 전력 제어용 반도체 칩(15a) 간에는 제1 와이어 본딩(16a)에 의해 전기적으로 연결된다. 그리고 전력 제어용 반도체 칩(15a)과 배선 패턴(13)은 제2 와이어 본딩(16b)에 의해 전기적으로 연결될 수 있다. 또한 전력 제어용 반도체 칩(15a)은 리드 프레임(17)에 의해 외부 단자와 전기적으로 연결된다. 리드 프레임(17)의 일단은 외부 단자와 연결되며 타단은 배선 패턴(13)을 통하여 전력 제어용 반도체 칩(15a)과 전기적으로 연결된다. 그런데, 전력 제어용 반도체 칩(15a)은 동작시 큰 전류를 요구하므로, 낮은 저항의 전기적 경로를 제공하며 발생되는 고열을 외부로 효율적으로 방출할 수 있는 전력 모듈 패키지(10) 구조에 대한 연구가 진행되고 있다. 1 and 2, the smart
본 발명이 해결하고자 하는 기술적 과제는 낮은 저항의 전기적 경로를 가지며 또한 발생되는 열을 효율적으로 외부로 방출할 수 있는 전력 모듈 패키지를 제공하는 데 있다. SUMMARY OF THE INVENTION The present invention has been made in an effort to provide a power module package having a low resistance electrical path and capable of efficiently dissipating generated heat to the outside.
상기 기술적 과제를 달성하기 위한 본 발명의 일실시예에 따른 전력 모듈 패키지는 기판; 상기 기판 상에 배치된 배선 패턴; 상기 배선 패턴 상에 배치되고 상기 배선 패턴들과 전기적으로 연결되는 반도체 칩; 및 일단이 외부 단자와 연결되며 타단이 상기 배선 패턴과 상기 반도체 칩 사이를 지나서 상기 배선 패턴 상에 배치되는 리드 프레임;을 포함한다. 상기 반도체 칩은 전력 제어용 반도체 칩을 포함할 수 있다. 상기 리드 프레임의 높이 방향의 두께는 상기 배선 패턴의 높이 방향의 두께보다 더 큰 것이 바람직하다. 상기 배선 패턴은 구리 또는 구리 합금을 포함하여 구성될 수 있다. 상기 리드 프레임은 솔더링 또는 도전성 에폭시에 의해 상기 배선 패턴에 본딩되는 것이 바람직하다. 한편, 상기 반도체 칩은 솔더링 또는 도전성 에폭시에 의해 상기 리드 프레임에 본딩되는 것이 바람직하다. 상기 배선 패턴과 상기 기판을 전기적으로 격리시키기 위하여 상기 배선 패턴과 상기 기판 사이에 배치되는 절연층을 더 포함할 수 있다. 상기 반도체 칩은 상기 배선 패턴과 와이어에 의해 전기적으로 연결될 수 있다. 추가적으로, 상기 기판 상의 인접하는 복수개의 상기 반도체 칩을 서로 전기적으로 연결하는 굵은 와이어를 더 포함할 수 있다. A power module package according to an embodiment of the present invention for achieving the technical problem is a substrate; A wiring pattern disposed on the substrate; A semiconductor chip disposed on the wiring pattern and electrically connected to the wiring patterns; And a lead frame having one end connected to an external terminal and the other end disposed between the wiring pattern and the semiconductor chip on the wiring pattern. The semiconductor chip may include a power control semiconductor chip. The thickness in the height direction of the lead frame is preferably larger than the thickness in the height direction of the wiring pattern. The wiring pattern may include copper or a copper alloy. The lead frame is preferably bonded to the wiring pattern by soldering or conductive epoxy. On the other hand, the semiconductor chip is preferably bonded to the lead frame by soldering or conductive epoxy. The display device may further include an insulating layer disposed between the wiring pattern and the substrate to electrically isolate the wiring pattern and the substrate. The semiconductor chip may be electrically connected to the wiring pattern by a wire. Additionally, the semiconductor device may further include a thick wire electrically connecting the plurality of adjacent semiconductor chips on the substrate to each other.
상기 기술적 과제를 달성하기 위한 본 발명의 다른 실시예에 따른 전력 모듈 패키지는 상기 기판 상의 인접하는 복수개의 상기 반도체 칩을 서로 전기적으로 연결하는 리본 와이어 또는 금속 클립을 더 포함할 수있다. According to another aspect of the present invention, a power module package may further include a ribbon wire or a metal clip that electrically connects a plurality of adjacent semiconductor chips on the substrate.
본 발명에 따른 전력 모듈 패키지는 외부 단자와 연결되는 리드 프레임의 타단이 배선 패턴과 반도체 칩 사이를 지나서 배선 패턴 상에 배치되므로, 전기적 저항을 개선시킬 수 있으며 또한 기판 방향으로의 효율적인 열배출을 개선시킬 수 있다. In the power module package according to the present invention, since the other end of the lead frame connected to the external terminal is disposed on the wiring pattern between the wiring pattern and the semiconductor chip, the electrical resistance can be improved and the heat dissipation toward the substrate can be improved. You can.
이하, 첨부된 도면을 참조하여 본 발명의 바람직한 실시예들을 상세히 설명하기로 한다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
본 발명의 실시예들은 당해 기술 분야에서 통상의 지식을 가진 자에게 본 발명을 더욱 완전하게 설명하기 위하여 제공되는 것이며, 하기 실시예는 여러 가지 다른 형태로 변형될 수 있으며, 본 발명의 범위가 하기 실시예에 한정되는 것은 아니다. 이하의 설명에서 어떤 층이 다른 층의 위에 존재한다고 기술될 때, 이는 다른 층의 바로 위에 존재할 수도 있고, 그 사이에 제3의 층이 게재될 수도 있다. 또한, 도면에서 각 층의 두께나 크기는 설명의 편의 및 명확성을 위하여 과장된 것이며, 도면상에서 동일 부호는 동일한 요소를 지칭한다. 본 명세서에서 사용된 바와 같이, 용어 "및/또는"은 해당 열거된 항목 중 어느 하나 및 하나 이상의 모든 조합을 포함한다.The embodiments of the present invention are provided to more fully explain the present invention to those skilled in the art, and the following examples can be modified in various other forms, and the scope of the present invention is It is not limited to an Example. In the following description, when a layer is described as being on top of another layer, it may be present directly on top of another layer, with a third layer interposed therebetween. In addition, the thickness or size of each layer in the drawings is exaggerated for convenience and clarity, the same reference numerals in the drawings refer to the same elements. As used herein, the term "and / or" includes any and all combinations of one or more of the listed items.
본 명세서에서 제 1, 제 2 등의 용어가 다양한 부재, 부품, 영역, 층들 및/또는 부분들을 설명하기 위하여 사용되지만, 이들 부재, 부품, 영역, 층들 및/또는 부분들은 이들 용어에 의해 한정되어서는 안됨은 자명하다. 이들 용어는 하나의 부재, 부품, 영역, 층 또는 부분을 다른 영역, 층 또는 부분과 구별하기 위하여만 사용된다. 따라서, 이하 상술할 제 1 부재, 부품, 영역, 층 또는 부분은 본 발명의 가르침으로부터 벗어나지 않고서도 제 2 부재, 부품, 영역, 층 또는 부분을 지칭할 수 있다.Although the terms first, second, etc. are used herein to describe various members, parts, regions, layers, and / or parts, these members, parts, regions, layers, and / or parts are defined by these terms. It is obvious that not. These terms are only used to distinguish one member, part, region, layer or portion from another region, layer or portion. Thus, the first member, part, region, layer or portion, which will be discussed below, may refer to the second member, component, region, layer or portion without departing from the teachings of the present invention.
도 3 및 도 4는 본 발명의 일실시예에 따른 전력 모듈 패키지(100)를 도시하는 평면도 및 단면도이다.3 and 4 are a plan view and a cross-sectional view showing a
도 3 및 도 4를 참조하면, 전력 모듈 패키지(100)는 기판(110) 상에 부착된 하나 이상의 전력 제어용 반도체 칩(150a)과 이를 제어하기 위한 저전력 반도체 칩(150b)을 포함한다. 배선 패턴(130)은 기판(110)의 표면에 형성되며, 예를 들어 구리 또는 구리합금을 포함하여 구성된 금속층 패턴일 수 있다. 이 경우 구리 배선층은 우수한 전기전도성을 제공하며, 구리 배선층 상에 산화방지막으로 니켈층이 더 형성될 수 있다. 그리고 니켈층은 구리 배선층에 대한 피복성이 우수하지 못하여 니켈층 역시 산화되는 문제점이 있으므로 니켈층 상에 다시 금층을 적층하기도 한다. 그러나 배선 패턴(130)은 이러한 구성에 한정되지 않으며 우수한 전기전도도를 가지는 금속 또는 금속합금을 포함하여 구성될 수 있다. 예를 들어 배선 패턴(130)은 알루미늄 또는 알루미늄 합금을 포함하여 구성될 수 있다. 기판(110)은 바람직하게는 인쇄회로기판(PCB)일 수 있다. 배선 패턴(130)과 기판(110)을 전기적으로 절연시키기 위하여 그 사이에 절연층(120)이 더 형성될 수 있다. 상기 절연층(120)은 Al2O3와 같은 세라믹 또는 실리콘질화물층일 수 있다. 3 and 4, the
배선 패턴(130) 상에 전력 제어용 반도체 칩(150a) 및/또는 전력 제어용 반도체 칩(150a)을 구동하는 저전력 반도체 칩(150b)이 배치된다. 기판(110) 상의 인접하는 복수개의 전력 제어용 반도체 칩(150a) 간에는 제1 와이어(160a)에 의해 전기적으로 연결된다. 전력 제어용 반도체 칩(150a)은 배선 패턴(130)과 제2 와이어(160b)에 의해 전기적으로 연결될 수 있다. 제1 와이어(160a) 및/또는 제2 와이어(160b)는 굵은 와이어 및/또는 얇은 와이어일 수 있으며, 스티치 본딩 또는 볼 본딩에 의해 연결될 수 있고, 알루미늄, 구리 또는 금을 포함하여 구성될 수 있다. The low
배선 패턴(130)과 전력 제어용 반도체 칩(150a) 사이에는 제1 리드 프레임(170a)이 배치된다. 제1 리드 프레임(170a)의 일단은 외부 단자(미도시)와 연결되며 제1 리드 프레임(170a)의 타단은 배선 패턴(130)과 전력 제어용 반도체 칩(150a) 사이를 지나서 배선 패턴(130) 상에 배치된다. 즉, 제1 리드 프레임(170a)의 타단은 배선 패턴(130) 상에서 전력 제어용 반도체 칩(150a)의 측면보다 더 돌출되도록 신장되는 것이 바람직하다. 제1 리드 프레임(170a)의 높이 방향의 두께(T1)는 배선 패턴(130)의 높이 방향의 두께(T2)보다 더 큰 것이 바람직하다. 제1 리드 프레임(170a)은 금속 또는 금속합금을 포함하여 구성될 수 있으며 상기 외부 단자와 동일한 재질로 구성될 수 있다. 제1 리드 프레임(170a)은 솔더링 또는 도전성 에폭시(140a)에 의해 배선 패턴(130)에 본딩될 수 있으며, 전력 제어용 반도체 칩(150a)은 솔더링 또는 도전성 에폭시(140b)에 의해 제1 리드 프레임(170a)에 본딩될 수 있다. 종래에는 제1 리드 프레임(170a)이 전력 제어용 반도체 칩(150a)의 하단에 배치되지 않고 배선 패턴(130) 상에 배치되어 전기적 저항 측면에서 불리하였으며 또한 전력 제어용 반도체 칩(150a)에서 발생하는 열을 방출하는 측면에서도 불리하였다. 본 발명에서처럼 제1 리드 프레임(170a)이 배선 패턴(130)과 전력 제어용 반도체 칩(150a) 사이에도 배치되고, 또한 두꺼운 금속 재질로 구성되어 전기적 저항을 개선할 수 있으며 원활한 열방출도 가능하게 한다. 한편, 도 3의 평면도를 참조하면 기판(110) 상에 배치되는 제1 리드 프레임(170a) 및 제3 리드 프레임(170c)은 제2 리드 프레임(170b)을 중심으로 대칭적으로 배치되는 것이 바람직하다. 그리고 제1 리드 프레임(170a), 제2 리드 프레임(170b) 및 제3 리드 프레임(170c)은 높이 방향의 두께가 동일한 것이 바람직하다. The
기판(110) 상에 적층된 배선 패턴(130) 및 전력 제어용 반도체 칩(150a)을 둘러싸서 보호하는 몰딩부(180)가 형성될 수 있는데 몰딩부(180)는 에폭시 계열 복합물(epoxy based compound)을 포함하여 구성될 수 있다. 기판(110)의 면 중에서 배선 패턴(130)이 적층되는 면과 반대방향의 면은 외부에 노출될 수 있다. 한편, 기판(110)의 저면 상에 열방출을 위한 방열판(미도시)과 접촉하는 기저 금속층(미도시)을 더 포함할 수 있다. A
도 5 및 도 6은 본 발명의 다른 실시예들에 따른 전력 모듈 패키지를 도시하는 평면도들이다.5 and 6 are plan views illustrating a power module package according to other embodiments of the present invention.
먼저 도 5를 참조하면, 기판 상의 인접하는 복수개의 전력 제어용 반도체 칩(150a) 간에는 리본 와이어(190)에 의해 전기적으로 연결된다. 리본 와이어(190)는 바람직하게는 사각형 모양이 바람직하며 전력 제어용 반도체 칩(150a)과 제1영역(190b)에서 본딩될 수 있다. 제1영역(190b) 사이에는 제2영역(190a)이 연결되어 전기적으로 연결될 수 있다. 그 외의 다른 구성에 대한 설명은 도 3 및 도 4를 참조하여 설명한 본 발명의 일실시예의 경우와 동일하므로 여기에서는 생략한다. First, referring to FIG. 5, a plurality of adjacent power
한편, 도 6을 참조하면, 기판 상의 인접하는 복수개의 전력 제어용 반도체 칩(150a) 간에는 금속 클립(200)에 의해 전기적으로 연결된다. 금속 클립(200)은 바람직하게는 사각형 모양이 바람직하며 전력 제어용 반도체 칩(150a)과 제1영역(200b)에서 본딩될 수 있다. 제1영역(200b) 사이에는 제2영역(200a)이 연결되어 전기적으로 연결될 수 있다. 그 외의 다른 구성에 대한 설명은 도 3 및 도 4를 참조하여 설명한 본 발명의 일실시예의 경우와 동일하므로 여기에서는 생략한다. Meanwhile, referring to FIG. 6, the plurality of adjacent power
도 1 및 도 2는 종래의 스마트 전력 모듈 패키지(10)를 도시하는 평면도 및 단면도이다.1 and 2 are a plan view and a cross-sectional view showing a conventional smart
도 3 및 도 4는 본 발명의 일실시예에 따른 전력 모듈 패키지(100)를 도시하는 평면도 및 단면도이다.3 and 4 are a plan view and a cross-sectional view showing a
도 5 및 도 6은 본 발명의 다른 실시예들에 따른 전력 모듈 패키지를 도시하는 평면도들이다.5 and 6 are plan views illustrating a power module package according to other embodiments of the present invention.
* 도면의 주요부분에 대한 부호의 설명 *Explanation of symbols on the main parts of the drawings
110: 기판 120: 절연층110: substrate 120: insulating layer
130: 배선 패턴 150a: 전력 제어용 반도체 칩130:
170a : 리드 프레임170a: lead frame
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070086541A KR101391926B1 (en) | 2007-08-28 | 2007-08-28 | Power module package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070086541A KR101391926B1 (en) | 2007-08-28 | 2007-08-28 | Power module package |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090021752A true KR20090021752A (en) | 2009-03-04 |
KR101391926B1 KR101391926B1 (en) | 2014-05-28 |
Family
ID=40691744
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070086541A KR101391926B1 (en) | 2007-08-28 | 2007-08-28 | Power module package |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101391926B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103094222A (en) * | 2011-10-27 | 2013-05-08 | 三星电机株式会社 | Semiconductor Package And Method For Manufacturing The Same And Semiconductor Package Module Having The Same |
KR101629470B1 (en) * | 2015-06-29 | 2016-06-14 | 주식회사 에코세미텍 | Power semiconductor module assembly process and power semiconductor module using the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3096536B2 (en) * | 1993-03-25 | 2000-10-10 | 三洋電機株式会社 | Hybrid integrated circuit |
JP2002076197A (en) * | 2000-08-24 | 2002-03-15 | Toshiba Corp | Board for semiconductor device and semiconductor device |
TWI257164B (en) * | 2005-04-01 | 2006-06-21 | Cyntec Co Ltd | Package structure having mixed circuit and complex substrate |
-
2007
- 2007-08-28 KR KR1020070086541A patent/KR101391926B1/en active IP Right Grant
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103094222A (en) * | 2011-10-27 | 2013-05-08 | 三星电机株式会社 | Semiconductor Package And Method For Manufacturing The Same And Semiconductor Package Module Having The Same |
KR101354894B1 (en) * | 2011-10-27 | 2014-01-23 | 삼성전기주식회사 | Semiconductor package and method for manufacturing the same and semiconductor package module having the same |
US8786064B2 (en) | 2011-10-27 | 2014-07-22 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package and method for manufacturing the same and semiconductor package module having the same |
KR101629470B1 (en) * | 2015-06-29 | 2016-06-14 | 주식회사 에코세미텍 | Power semiconductor module assembly process and power semiconductor module using the same |
Also Published As
Publication number | Publication date |
---|---|
KR101391926B1 (en) | 2014-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8680661B2 (en) | Direct contact package for power transistors | |
US8796831B2 (en) | Complex semiconductor packages and methods of fabricating the same | |
CN107305875B (en) | Bidirectional semiconductor packaging part | |
KR101519062B1 (en) | Semiconductor Device Package | |
EP2428991B1 (en) | Light Emitting Component with integrated control | |
JP2006332579A (en) | Semiconductor device | |
US20070176182A1 (en) | Structure for integrating LED circuit onto heat-dissipation substrate | |
US11915999B2 (en) | Semiconductor device having a carrier, semiconductor chip packages mounted on the carrier and a cooling element | |
CN111971793A (en) | Semiconductor module | |
KR20100120006A (en) | Power module package | |
US8614503B2 (en) | Common drain exposed conductive clip for high power semiconductor packages | |
JP2005064479A (en) | Circuit module | |
KR101343199B1 (en) | Semiconductor device package | |
WO2022059251A1 (en) | Semiconductor device | |
KR101391926B1 (en) | Power module package | |
JP2009130055A (en) | Semiconductor device | |
KR20030045950A (en) | Multi chip package comprising heat sinks | |
KR101166066B1 (en) | Light Emitting Diode Package | |
JP2021180234A (en) | Semiconductor module | |
US7808103B2 (en) | Leadless package | |
US20220173023A1 (en) | Package with load terminals on which coupled power component and logic component are mounted | |
US11521920B2 (en) | Plurality of power semiconductor chips between a substrate and leadframe | |
WO2015107997A1 (en) | Module board | |
KR20220033089A (en) | Complex semiconductor package | |
CN117080175A (en) | Power packaging module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20170329 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20190401 Year of fee payment: 6 |