KR19990011823A - Plasma Display Panel and Manufacturing Method - Google Patents
Plasma Display Panel and Manufacturing Method Download PDFInfo
- Publication number
- KR19990011823A KR19990011823A KR1019970035069A KR19970035069A KR19990011823A KR 19990011823 A KR19990011823 A KR 19990011823A KR 1019970035069 A KR1019970035069 A KR 1019970035069A KR 19970035069 A KR19970035069 A KR 19970035069A KR 19990011823 A KR19990011823 A KR 19990011823A
- Authority
- KR
- South Korea
- Prior art keywords
- light blocking
- blocking member
- layer
- dielectric layer
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/20—Constructional details
- H01J11/34—Vessels, containers or parts thereof, e.g. substrates
- H01J11/44—Optical arrangements or shielding arrangements, e.g. filters, black matrices, light reflecting means or electromagnetic shielding means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
- H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2211/00—Plasma display panels with alternate current induction of the discharge, e.g. AC-PDPs
- H01J2211/20—Constructional details
- H01J2211/34—Vessels, containers or parts thereof, e.g. substrates
- H01J2211/44—Optical arrangements or shielding arrangements, e.g. filters or lenses
- H01J2211/444—Means for improving contrast or colour purity, e.g. black matrix or light shielding means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
- H01J9/02—Manufacture of electrodes or electrode systems
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Gas-Filled Discharge Tubes (AREA)
Abstract
본 발명은 플라즈마 디스플레이 패널(PDP)의 기판구조 및 제조방법에 관한 것으로, 특히 콘트라스트 향상 목적으로 형성되는 BM의 구조를 변경시킴으로 형광체 발광시 인근 셀간에 발생하는 크로스토크현상을 차단하고, BM의 소성공정으로 인한 전극산화를 막아주며, 제품의 제조공정을 단순화 시킬 수 있도록 하는데 목적이 있다.The present invention relates to a substrate structure and a manufacturing method of a plasma display panel (PDP), and in particular, by altering the structure of the BM formed for the purpose of improving the contrast to block the cross-talk phenomenon generated between the adjacent cells when the phosphor emits light, the BM firing It aims to prevent electrode oxidation due to the process and to simplify the manufacturing process of the product.
이를 실현하기 위하여 본 발명은 상부기판의 BM층을 유전층상에 형성하여 동시소성이 가능하도록 하고, 하부기판의 BM층과 끼워맞춤식으로 결합되도록 일정패턴으로 형성시킨 것이다.In order to realize this, the present invention is to form a BM layer of the upper substrate on the dielectric layer to enable simultaneous firing, and to be formed in a predetermined pattern so as to fit the BM layer of the lower substrate to fit.
Description
본 발명은 플라즈마 디스플레이 패널(PDP)에 관한 것으로서, 특히 PDP의 콘트라스트를 향상시키기 위한 목적으로 기판상에 형성되는 BM의 형성방법 및 구조에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel (PDP), and more particularly to a method and structure for forming a BM formed on a substrate for the purpose of improving the contrast of the PDP.
일반적인 칼라 PDP는 제 1 도에 도시된 바와같이 상부구조와 하부구조로 구성되는데, 상부구조는 상판글라스(1)와, 상기 상판글라스(1)에 형성되는 유지전극(3)과, 상기 유지전극(3)의 사이에 평행하게 형성되는 제2BM층(9)과, 상기 유지전극(3)의 방전시에 발생한 표면전하를 유지하기 위한 유전체층(4)과, 보호층(5)으로 이루어지고, 하부구조는 하판글라스(2)와, 상기 하판글라스(2) 상에 형성되는 어드레스전극(6)으로 이루어지며, 상기 상판글라스(1)와 하판글라스(2) 사이에는 표면에 형광체(8)가 도포된 격벽(7)이 형성되고, 그 외에 제1BM층(10)을 형성한다.The general color PDP is composed of an upper structure and a lower structure, as shown in FIG. 1, wherein the upper structure includes an upper glass 1, a sustain electrode 3 formed on the upper glass 1, and the sustain electrode. And a second BM layer 9 formed in parallel between (3), a dielectric layer 4 for holding surface charges generated during discharge of the sustain electrode 3, and a protective layer 5, The lower structure includes a lower glass 2 and an address electrode 6 formed on the lower glass 2, and a phosphor 8 is formed on the surface between the upper glass 1 and the lower glass 2. The coated partition wall 7 is formed, and the other 1st BM layer 10 is formed.
일반적으로 플라즈마 표시패널은 내부의 기체방전현상을 이용하여 화상을 표시하는 발광형 소자의 일종으로서, 각 셀마다 액티브 소자를 장착할 필요가 없어 제조공정이 간단하고, 화면의 대형화가 용이하며, 응답속도가 빨라 대형화면을 가지는 직시형 화상표시장치 특히, HDTV(High Definition TeleVision)시대를 지향한 화상표시장치의 표시소자로 각광받고 있다.In general, a plasma display panel is a light emitting device that displays an image by using an internal gas discharge phenomenon, and there is no need to mount an active device for each cell, so the manufacturing process is simple and the screen is easily enlarged. It has been spotlighted as a display element of a direct view type image display device having a large screen with a high speed, particularly an image display device for HDTV (High Definition TeleVision) era.
종래 PDP중 상부기판의 형성을 살펴보면, 도 2 에 도시된 바와같이 먼저 상부기판(1)상에 유지전극(3)을 일정간격으로 패턴을 형성한 후, 유지전극(3)쌍의 사이에 평행하게 제2BM층(9)을 형성하고, 500℃이상에서 소성공정을 거친후 유전층(4)을 전체면에 형성하며, 상기 유전층(4)을 방전시 발생하는 스퍼트링으로 부터 보호하기 위하여 보호층(5)을 전면에 형성하게 되는데, 상기 보호층(5)은 일반적으로 산화마그네슘을 사용하며 E-BEAM증착법에 의해서 형성된다.Referring to the formation of the upper substrate of the conventional PDP, as shown in FIG. 2, a pattern is first formed on the upper substrate 1 at regular intervals, and then parallel between the pair of sustain electrodes 3 is formed. The second BM layer 9 is formed, the dielectric layer 4 is formed on the entire surface after the firing process at 500 ° C. or higher, and the protective layer to protect the dielectric layer 4 from sputtering generated during discharge. (5) is formed on the entire surface. The protective layer (5) generally uses magnesium oxide and is formed by E-BEAM deposition.
이와같이 구성되는 PDP는 초기 기동시에 유지전극(3) 양단간에 전압을 가하면 방전이 일어나서 유전층(4)이나 하부기판(2)의 격벽(7)표면에 형성된 전하를 소거하게 되며, 모든 방전셀은 균일한 전하의 분포를 가지게 된다. 즉, 방전공간 내부표면에 전하를 보유하고 있지 않게된다.The PDP configured as described above discharges when a voltage is applied between both ends of the sustain electrode 3 at initial startup to erase charges formed on the surface of the partition 7 of the dielectric layer 4 or the lower substrate 2, and all discharge cells are uniform. It has a distribution of charges. That is, no charge is retained on the inner surface of the discharge space.
다음의 어드레싱시에는 유지전극(3)과 서스테인전극(6)에 어드레스 방전전압이 공급되면 어드레스전극(6)과 유지전극(3) 사이에 어드레스방전이 일어나 해당 방전공간 내부에 주입된 방전가스가 전자와 이온으로 전리되면서 자외선이 방출되고, 상기 자외선에 의해 방전공간 내부면에 형성된 형광체(8)가 여기되어 가시광선이 방출되면서 화상을 표시하게 되는 것이다.In the next addressing, when the address discharge voltage is supplied to the sustain electrode 3 and the sustain electrode 6, an address discharge occurs between the address electrode 6 and the sustain electrode 3, and the discharge gas injected into the discharge space is discharged. Ultraviolet rays are emitted by ionization with electrons and ions, and the phosphors 8 formed on the inner surface of the discharge space are excited by the ultraviolet rays to emit visible light, thereby displaying an image.
그러나 이러한 종래 PDP는 상부기판의 제2BM층 소성공정시 유지전극이 산화되면서 오염이 발생하고, 또한 상부기판의 제2BM층과 하부기판의 제1BM층이 교차하는 곳에서 기밀을 유지하지 못하므로 형광체 발광시 인근셀간의 크로스토크가 발생하는 등의 구조적인 문제점이 있었다.However, in the conventional PDP, since the sustain electrode is oxidized during the firing process of the second BM layer of the upper substrate, contamination occurs, and since the second BM layer of the upper substrate and the first BM layer of the lower substrate do not maintain airtightness, the phosphor There was a structural problem such as crosstalk between neighboring cells during light emission.
본 발명은 상기한 바와같은 종래 기술의 문제점을 해결하기 위하여 발명된 것으로 상부기판의 BM층을 유전층상에 형성하여 동시소성이 가능하도록 하고, 하부기판의 BM층과 끼워맞춤식으로 결합되도록 일정패턴으로 형성시킴으로서, 기판의 제조공정을 단순화하고 형광체 발광시 셀간의 색번짐을 방지하도록 하는데 목적이 있다.The present invention is invented to solve the problems of the prior art as described above to form a BM layer of the upper substrate on the dielectric layer to enable simultaneous firing, and in a predetermined pattern to be fitted to fit the BM layer of the lower substrate. By forming, the object is to simplify the manufacturing process of the substrate and to prevent color bleeding between cells during phosphor emission.
도 1 은 종래 상,하기판의개략 구조도.1 is a schematic structural diagram of a conventional upper and lower substrate.
도 2 는 종래 상부기판의 제조 공정도.2 is a manufacturing process diagram of a conventional upper substrate.
도 3 은 본 발명에 의한 상,하기판의 개략 구조도.Figure 3 is a schematic structural diagram of the upper and lower substrates according to the present invention.
도 4 는 본 발명 상부기판의 제조 공정도.Figure 4 is a manufacturing process of the upper substrate of the present invention.
*** 도면의 주요 부분에 대한 부호의 설명 ****** Explanation of symbols for the main parts of the drawing ***
101 : 상부기판 102 : 하부기판101: upper substrate 102: lower substrate
103 : 유지전극 104 : 유전층103: sustain electrode 104: dielectric layer
105 : 보호층 106 : 어드레스전극105: protective layer 106: address electrode
107 : 격벽 108 : 형광체107: partition 108: phosphor
109 : 제1BM층 110 : 제2BM층109: first BM layer 110: second BM layer
본 발명을 도 3 및 도 4를 참조하여 이하에서 상세히 설명한다.The invention is described in detail below with reference to FIGS. 3 and 4.
먼저 본 발명 PDP의 기판구조을 살펴보면 도 3 에 도시된 바와같이 상부기판(101)에는 유지전극(103)이 일정간격으로 형성되고, 상기 유지전극(103)상에는 유전체층(104)이 형성되며, 상기 유전체층(104) 위에는 일정패턴의 제 2 BM층(109)이 형성되고, 그 위에 보호층(105)이 형성된다. 그리고 하부기판(102)에는 어드레스전극(106)이 배열되고, 상기 어드레스 전극(106) 사이에는 상단에 제 1 BM층(110)이 인쇄된 격벽(107)이 형성되며, 상기 격벽(107) 사이에는 형광체(108)가 형성되었다.First, referring to the substrate structure of the PDP of the present invention, as shown in FIG. 3, the sustain electrode 103 is formed on the upper substrate 101 at regular intervals, and the dielectric layer 104 is formed on the sustain electrode 103. On the 104, a second BM layer 109 having a predetermined pattern is formed, and a protective layer 105 is formed thereon. In addition, an address electrode 106 is arranged on the lower substrate 102, and a partition wall 107 having a first BM layer 110 printed therebetween is formed between the address electrodes 106, and between the partition walls 107. Phosphor 108 was formed therein.
이와같이 구성되는 본 발명의 PDP구조는 일정패턴으로 형성된 제2BM층(109)에 하부기판의 제1BM층(110)이 맞물리는 구조를 구현하게 되어 형광체(108)의 발광시 인근셀과의 크로스토크혀상을 차단할 수 있게 된다.The PDP structure of the present invention configured as described above implements a structure in which the first BM layer 110 of the lower substrate meshes with the second BM layer 109 formed in a predetermined pattern to crosstalk with neighboring cells when the phosphor 108 emits light. Can cut off the tongue.
그리고 본 발명 상부기판의 제조공정을 살펴보면 도 4 에 도시된 바와같이 상부기판(101)상에 일정간격의 패턴으로 유지전극(103)을 형성하고, 상기 유지전극(103)이 형성된 기판 전체면에 유전층(103)을 형성한후, 상기 유전층(103)상에 BM층(109)을 형성하여 유전층과 동시에 소성하며, 상기 소성이 끝난후 보호층(105)을 형성하는 공정으로 진행되게 된다.Referring to the manufacturing process of the upper substrate of the present invention, as shown in FIG. 4, the sustain electrode 103 is formed on the upper substrate 101 in a predetermined interval pattern, and the entire surface of the substrate on which the sustain electrode 103 is formed is formed. After the dielectric layer 103 is formed, the BM layer 109 is formed on the dielectric layer 103 to be fired at the same time as the dielectric layer, and the protective layer 105 is formed after the firing is finished.
이러한 제조공정은 감광성 페이스트로 형성된 BM층과 유전층을 동시에 소성시키게 되므로 BM소성시 발생하던 유지전극의 산화를 방지하고, 제조공정 또한 간단히 할 수 있게되는 것이다.Such a manufacturing process simultaneously fires the BM layer and the dielectric layer formed of the photosensitive paste, thereby preventing the oxidation of the sustain electrode generated during BM firing and simplifying the manufacturing process.
이상 설명한 바와같이 본 발명의 기판구조 및 제조방법은 형광체 발광시 인근 셀간의 크로스토크현상을 차단하고, BM의 소성공정중 발생하는 전극산화를 막아주며, 기판의 제조공정을 단순화 하는 효과가 있다.As described above, the substrate structure and manufacturing method of the present invention block crosstalk between neighboring cells during phosphor emission, prevent electrode oxidation generated during the firing process of BM, and simplify the manufacturing process of the substrate.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970035069A KR100481322B1 (en) | 1997-07-25 | 1997-07-25 | Plasma Display Panel and Manufacturing Method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970035069A KR100481322B1 (en) | 1997-07-25 | 1997-07-25 | Plasma Display Panel and Manufacturing Method |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990011823A true KR19990011823A (en) | 1999-02-18 |
KR100481322B1 KR100481322B1 (en) | 2005-07-07 |
Family
ID=37303475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970035069A KR100481322B1 (en) | 1997-07-25 | 1997-07-25 | Plasma Display Panel and Manufacturing Method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100481322B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020078317A (en) * | 2001-04-09 | 2002-10-18 | 전자부품연구원 | Method for manufacturing a plasma sign display |
KR100416090B1 (en) * | 1999-12-11 | 2004-01-31 | 삼성에스디아이 주식회사 | Plasma display panel and the fabrication method thereof |
KR100626283B1 (en) * | 2002-09-12 | 2006-09-22 | 엘지전자 주식회사 | Plasma display panel and method of fabricating the same |
KR100776898B1 (en) * | 2005-03-30 | 2007-11-19 | 다이요 잉키 세이조 가부시키가이샤 | Photosensitive black paste for batch calcination and method for manufacturing flat pdp front substrate using the same |
-
1997
- 1997-07-25 KR KR1019970035069A patent/KR100481322B1/en not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100416090B1 (en) * | 1999-12-11 | 2004-01-31 | 삼성에스디아이 주식회사 | Plasma display panel and the fabrication method thereof |
KR20020078317A (en) * | 2001-04-09 | 2002-10-18 | 전자부품연구원 | Method for manufacturing a plasma sign display |
KR100626283B1 (en) * | 2002-09-12 | 2006-09-22 | 엘지전자 주식회사 | Plasma display panel and method of fabricating the same |
KR100776898B1 (en) * | 2005-03-30 | 2007-11-19 | 다이요 잉키 세이조 가부시키가이샤 | Photosensitive black paste for batch calcination and method for manufacturing flat pdp front substrate using the same |
Also Published As
Publication number | Publication date |
---|---|
KR100481322B1 (en) | 2005-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH11233026A (en) | Plasma display panel having dielectric layer with different thicknesses | |
KR100481322B1 (en) | Plasma Display Panel and Manufacturing Method | |
KR100653667B1 (en) | Plasma display | |
KR20000013193A (en) | Bus electrode formation method of plasma display panel | |
KR100229074B1 (en) | Ac color plasma display panel | |
KR19990065917A (en) | Plasma display | |
KR100269361B1 (en) | color plasma display pannel using a dischargeof a hallow cathode | |
KR100252973B1 (en) | High voltage type color plasma display panel | |
KR20000003742A (en) | Plasma display panel | |
KR100269362B1 (en) | color plasma display pannel having maximum height of barrier rib | |
KR100332097B1 (en) | Plasma Display Panel | |
KR100229075B1 (en) | Ac color plasma display panel | |
KR100252991B1 (en) | Hollow cathode typed color plasma display panel | |
KR100286715B1 (en) | structure and manufacture methode of plasma display panel | |
KR100298404B1 (en) | Plasma Display Panel | |
KR100252970B1 (en) | Hollow cathode typed color plasma display panel | |
KR100189613B1 (en) | Plasma display panel | |
KR100692033B1 (en) | Plasma Display Panel | |
KR100562888B1 (en) | Manufactual methode of PDP | |
KR100331536B1 (en) | Plasma display panel | |
KR100747340B1 (en) | Plasma Display Panel | |
KR100481323B1 (en) | Bulkhead Structure of Plasma Display Panel | |
KR910009632B1 (en) | Plasma display panel having trigger electrode | |
KR100730210B1 (en) | Plasma display panel with barrier ribs arrangement for preventing error discharge and nosie | |
KR20000056503A (en) | Menufacture methode of PDP |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20091230 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |