KR101868510B1 - Deserializing and data processing unit of uhd signal - Google Patents

Deserializing and data processing unit of uhd signal Download PDF

Info

Publication number
KR101868510B1
KR101868510B1 KR1020170021346A KR20170021346A KR101868510B1 KR 101868510 B1 KR101868510 B1 KR 101868510B1 KR 1020170021346 A KR1020170021346 A KR 1020170021346A KR 20170021346 A KR20170021346 A KR 20170021346A KR 101868510 B1 KR101868510 B1 KR 101868510B1
Authority
KR
South Korea
Prior art keywords
signal
data
audio
decoder
tmds
Prior art date
Application number
KR1020170021346A
Other languages
Korean (ko)
Inventor
강일석
Original Assignee
(주)캐스트윈
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)캐스트윈 filed Critical (주)캐스트윈
Priority to KR1020170021346A priority Critical patent/KR101868510B1/en
Priority to PCT/KR2017/001838 priority patent/WO2018151353A1/en
Application granted granted Critical
Publication of KR101868510B1 publication Critical patent/KR101868510B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/236—Assembling of a multiplex stream, e.g. transport stream, by combining a video stream with other content or additional data, e.g. inserting a URL [Uniform Resource Locator] into a video stream, multiplexing software data into a video stream; Remultiplexing of multiplex streams; Insertion of stuffing bits into the multiplex stream, e.g. to obtain a constant bit-rate; Assembling of a packetised elementary stream
    • H04N21/23602—Multiplexing isochronously with the video sync, e.g. according to bit-parallel or bit-serial interface formats, as SDI
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0125—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards being a high definition standard
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/015—High-definition television systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/16—Analogue secrecy systems; Analogue subscription systems
    • H04N7/167—Systems rendering the television signal unintelligible and subsequently intelligible

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)

Abstract

The present invention relates to an ultra-high definition (UHD) signal deserializing and data processing device. According to an embodiment of the present invention, the UHD signal deserializing and data processing device includes a word alignment and channel deskew unit, a transition minimized differential signaling (TMDS) error reduction coding (TERC4) decoder, an audio decoder, a transceiver, a descrambler, a tandem repeats (TRS) aligner, a receiver, an audio extracting unit, and a multiplexer (MUX) unit.

Description

Technical Field [0001] The present invention relates to a deserializing and data processing apparatus for a UHD signal,

The present invention relates to a deserialization and data processing apparatus for a UHD signal, and more particularly to a 4K UHD broadcasting interface of 12G-SDI or HDMI v2.0 with one FPGA (Field Programmable Gate Array) The present invention relates to a desalination and data processing method of a UHD signal which is converted into 80-bit video data, which is a standard format for converting into various transmission formats such as an encoder and a decoder, through processing and I2S-type audio data.

In accordance with the development of broadcasting technology, conventional analog broadcasting is stopped, and instead, the conversion and dissemination of digital broadcasting in which the broadcasting quality is excellent and various information can be transmitted together are rapidly being performed. Recently, ultra high definition digital broadcasting This trial broadcast started.

On the other hand, the interface required for UHD (Ultra High Definition) digital broadcasting has a wide variety of specifications, and a video processing technology capable of easily converting the interface into a single technology is required.

The SMPTE ST-2082-10, SMPTE ST-2081-11, SMPTE ST-2081-11, and SMPTE ST-2081-11, which are implemented by the SMPTE 1-port and the SMPTE ST- SDI 4-port (SMPTE ST-425-5), HDMI v2.0 port, and other 4K broadcasting standards. In such a video processing device, uncompressed broadcast content There is a growing demand for a video processing method for ultra high definition (UHD) digital broadcasting capable of converting video data to an interface desired.

As a related art, there is "a demultiplexer and a demultiplexing method of a digital broadcast receiver for demultiplexing a multiplexed broadcast channel signal (Korea Publication No. 10-2005-0079094; published on Aug. 09, 2005) ".

SUMMARY OF THE INVENTION The present invention is conceived to solve the above-described problems, and it is an object of the present invention to provide a 4K UHD broadcasting interface of 12G-SDI or HDMI v2.0 by using a field programmable gate array (FPGA) Which is a standard format for converting UHD signals into I 2 S type audio data and I 2 S type audio data.

The apparatus for deserializing and processing data of a UHD signal according to the present invention for solving the above-mentioned problems includes a word alignment and channel deskew unit for synchronizing a parallel data channel of an input HDMI signal; A TMDS TERC4 decoder that encodes the video data of the HDMI signal synchronized with the parallel data channel using the TMDS algorithm and encodes the auxiliary data of the HDMI signal using the TERC4 algorithm; An audio decoder for extracting audio data from the encoded auxiliary data; A transceiver for inserting a line number into the input 12G-SDI signal, checking and inserting a CRC, and inserting a payload ID; A descrambler for performing a data descrambling process on the 12G-SDI signal processed by the transceiver; A TRS aligner for aligning the output data of the descrambled 12G-SDI signal until the bit order of the original video data becomes equal; A Receive for extracting and outputting the video data, the sync signal, and the status information of the aligned 12G-SDI signal; An audio extracting unit for extracting audio data from the aligned 12G-SDI signal; And outputting the video data of the HDMI signal encoded by the TMDS TERC4 decoder and the audio of the HDMI signal extracted by the audio decoder or outputting the video data extracted in the receive and the audio data extracted by the audio extracting unit And a multiplexing unit (Mux).

According to another embodiment of the present invention, the word align and the channel desqueue unit include: a bit slip unit for performing a bit slip process on the input HDMI signal; A word aligner for aligning the bit-slip processed HDMI signal to a word boundary; And a desk unit for deskewing the sorted HDMI signal.

According to another embodiment of the present invention, the TMDS TERC4 decoder can generate two decoded TMDS per clock by the encoding.

According to another embodiment of the present invention, the transceiver may indicate that the input 12G-SDI signal is a specific TRS word.

According to another embodiment of the present invention, the descrambler may perform NRZI (Non Return to Zero, Inverted) using a linear feedback shift register (LFSR).

According to an embodiment of the present invention, a 4K UHD broadcasting interface of 12G-SDI or HDMI v2.0 is a standard format for converting various transmission formats such as an encoder and a decoder through one FPGA (Field Programmable Gate Array) based video processing It is possible to provide a deserializing and data processing apparatus for a UHD signal which converts 80-bit video data into I 2 S-type audio data.

1 is a configuration diagram of a deserialization and data processing apparatus for a UHD signal according to an embodiment of the present invention.
FIG. 2 and FIG. 3 are flowcharts for explaining a method of deserializing and processing data of a UHD signal according to an embodiment of the present invention.

Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. In the following description, well-known functions or constructions are not described in detail to avoid unnecessarily obscuring the subject matter of the present invention. In addition, the size of each component in the drawings may be exaggerated for the sake of explanation and does not mean a size actually applied.

1 is a configuration diagram of a desialialization and data processing apparatus for a UHD signal according to an embodiment of the present invention.

Hereinafter, with reference to FIG. 1, FIG. 1 illustrates a configuration of a deserializing and data processing apparatus for a UHD signal according to an embodiment of the present invention.

As shown in FIG. 1, an apparatus 100 for deserializing and processing a UHD signal according to an embodiment of the present invention includes a word alignment and channel deskew unit 110, a TMDS TERC4 A decoder 120, an audio decoder 130, a transceiver 140, a descrambler 150, a TRS aligner 160, a receiver 170, an audio extractor 180, (Mux: 190).

The Word Alignment and Channel Deskew unit 110 synchronizes the parallel data channel of the input HDMI signal.

1, the word alignment and channel deskew unit 110 includes a bit slip unit 111, a word alignment unit 112, And a deskew unit 113, as shown in FIG.

The bit slip unit 111 performs a bit slip process on the input HDMI signal and the word aligner 112 aligns the bit-slip processed HDMI signal to a word boundary. You can deskew an aligned HDMI signal.

The TMDS TERC4 decoder 120 encodes the video data of the HDMI signal synchronized with the parallel data channel using the TMDS algorithm. Also, the TMDS TERC4 decoder 120 encodes the Auxiliary Data of the HDMI signal using the TERC4 algorithm.

At this time, the TMDS TERC4 decoder 120 can generate two decoded TMDSs per clock by the encoding, and the decoded symbols for each clock output can be generated from the low-end FPGA to the high- High Pixel) clock resolution, and can also output 80-bit (bits) video data and ancillary data.

The audio decoder 130 extracts audio data from the encoded auxiliary data.

Meanwhile, the transceiver 140 inserts a line number into the input 12G-SDI signal, performs CRC check and insertion, and inserts a payload ID.

At this time, the transceiver 140 can indicate that the input 12G-SDI signal is a specific TRS word, and can perform a 1 or 1 / 1.001 rate detection with a video standard.

The descrambler 150 performs data descrambling on the 12G-SDI signal processed by the transceiver 140.

At this time, the descrambler 150 can perform NRZI (Non Return to Zero, Inverted) using a LFSR (Linear Feedback Shift Register).

The TRS aligner 160 aligns the output data of the descrambled 12G-SDI signal until the bit order of the original video data becomes the same.

Receive 170 extracts and outputs video data, synchronization signal, and status information of the aligned 12G-SDI signal.

The audio extracting unit 180 extracts audio data from the aligned 12G-SDI signal.

The multiplexer 180 may output the video data of the HDMI signal encoded by the TMDS TERC4 decoder 120 and the audio data of the HDMI signal extracted by the audio decoder 130. [

The multiplexer 180 may output the video data extracted from the receive 170 and the audio data extracted from the audio extracting unit 180.

Therefore, according to the embodiment of the present invention, a standard for converting a 4K UHD broadcasting interface of 12G-SDI or HDMI v2.0 into various transmission formats such as an encoder and a decoder through video processing based on one FPGA (Field Programmable Gate Array) It is possible to provide a deserializing and data processing device of a UHD signal which is converted into 80-bit video data and I2S-type audio data.

FIG. 2 and FIG. 3 are flowcharts for explaining a method of deserializing and processing data of a UHD signal according to an embodiment of the present invention.

First, referring to FIG. 2, a method of deserializing and processing data of a UHD signal according to an embodiment of the present invention will be described.

The word alignment and channel deskew synchronize the parallel data channel of the input HDMI signal (S210).

More specifically, the bit slip unit performs bit slip processing on the input HDMI signal, and the word aligner aligns the bit-slip processed HDMI signal so as to fit the word boundary, and the desk- Desk desk processing can be performed.

Thereafter, the TMDS TERC4 decoder encodes the video data and the auxiliary data of the HDMI signal (S220)

In more detail, the TMDS TERC4 decoder encodes the video data of the HDMI signal synchronized with the parallel data channel using the TMDS algorithm, and encodes the Auxiliary Data of the HDMI signal using the TERC4 algorithm.

At this time, the TMDS TERC4 decoder may generate two decoded TMDSs per clock by the encoding, and the decoded symbols for each clock output may be a high pixel in a low-end FPGA, Clock resolution, and can output 80-bit video data and auxiliary data.

Thereafter, the audio decoder extracts audio data from the encoded auxiliary data (S230).

Accordingly, the multiplexing unit can output the video data of the HDMI signal encoded by the TMDS TERC4 decoder 120 and the audio data of the HDMI signal extracted from the audio decoder (S240).

3, a method of deserializing and processing a UHD signal according to an exemplary embodiment of the present invention includes inserting a line number into a 12G-SDI signal input by a transceiver, performing CRC check and insertion , And a payload ID insertion process (S310).

At this time, the transceiver can indicate that the input 12G-SDI signal is a specific TRS word, and can perform video standard and rate detection of 1 or 1. / 1.001.

Thereafter, the descrambler performs a data descrambling process on the 12G-SDI signal processed by the transceiver (S320).

At this time, the descrambler can perform NRZI (Non Return to Zero, Inverted) using a linear feedback shift register (LFSR).

Thereafter, the TRS aligner aligns the output data of the descrambled 12G-SDI signal until the bit order of the original video data becomes equal (S330).

Then, the receiver extracts and outputs the video data, the synchronization signal, and the status information of the aligned 12G-SDI signal (S340).

Thereafter, the audio extracting unit extracts audio data from the aligned 12G-SDI signal (S350).

Accordingly, the multiplexing unit can output the video data of the HDMI signal encoded by the TMDS TERC4 decoder 120 and the audio of the HDMI signal extracted from the audio decoder, and the video data extracted from the receiver, And output the audio data extracted in step S360.

As described above, according to the embodiment of the present invention, the 4K UHD broadcasting interface of 12G-SDI or HDMI v2.0 is converted into various transmission formats such as an encoder and a decoder through video processing based on one field programmable gate array (FPGA) It is possible to deserialize and process data of UHD signal which is converted into 80 bit video data of standard format and audio data of I2S type.

In the foregoing detailed description of the present invention, specific examples have been described. However, various modifications are possible within the scope of the present invention. The technical spirit of the present invention should not be limited to the above-described embodiments of the present invention, but should be determined by the claims and equivalents thereof.

100: Deserializing and data processing device of UHD signal
110: Word Alignment and Channel Deskew
111: Bit slip section
112: Ward Alliance
113: Desk Queue
120: TMDS TERC4 decoder
130: Audio decoder
140: Transceiver
150: Descrambler
160: TRS Aligner
170: Receive
180: Audio extraction unit
190: Multiplexer (Mux)

Claims (5)

A Word Alignment and Channel Deskew unit for synchronizing a parallel data channel of the input HDMI signal;
A TMDS TERC4 decoder that encodes the video data of the HDMI signal synchronized with the parallel data channel using the TMDS algorithm and encodes the Auxiliary Data of the HDMI signal using the TERC4 algorithm;
An audio decoder for extracting audio data from the encoded auxiliary data;
A transceiver for inserting a line number into the input 12G-SDI signal, checking and inserting a CRC, and inserting a payload ID;
A descrambler for performing a data descrambling process on the 12G-SDI signal processed by the transceiver;
A TRS aligner for aligning the output data of the descrambled 12G-SDI signal until the bit order of the original video data becomes equal;
A Receive for extracting and outputting the video data, the sync signal, and the status information of the aligned 12G-SDI signal;
An audio extracting unit for extracting audio data from the aligned 12G-SDI signal; And
A multiplexer for outputting video data of the HDMI signal encoded by the TMDS TERC4 decoder and audio of the HDMI signal extracted by the audio decoder or multiplexing the video data extracted in the receiver and the audio data extracted by the audio extractor (Mux)
The word align and channel desqueue units may be configured to < RTI ID =
A bit slip unit for performing a bit slip process on the input HDMI signal;
A word aligner for aligning the bit-slip processed HDMI signal to a word boundary; And
And a desk unit for deskewing the aligned HDMI signal,
The TMDS TERC4 decoder,
Generates two decoded TMDS per clock by the encoding,
The transceiver comprising:
Wherein the input 12G-SDI signal is a specific TRS word.
delete delete delete The method according to claim 1,
The descrambler includes:
A deserialization and data processing unit of UHD signal that performs NRZI (Non Return to Zero, Inverted) by using LFSR (Linear Feedback Shift Register).
KR1020170021346A 2017-02-17 2017-02-17 Deserializing and data processing unit of uhd signal KR101868510B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020170021346A KR101868510B1 (en) 2017-02-17 2017-02-17 Deserializing and data processing unit of uhd signal
PCT/KR2017/001838 WO2018151353A1 (en) 2017-02-17 2017-02-20 Uhd signal deserializing and data processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020170021346A KR101868510B1 (en) 2017-02-17 2017-02-17 Deserializing and data processing unit of uhd signal

Publications (1)

Publication Number Publication Date
KR101868510B1 true KR101868510B1 (en) 2018-06-19

Family

ID=62790247

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020170021346A KR101868510B1 (en) 2017-02-17 2017-02-17 Deserializing and data processing unit of uhd signal

Country Status (2)

Country Link
KR (1) KR101868510B1 (en)
WO (1) WO2018151353A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110087086A (en) * 2019-05-07 2019-08-02 北京流金岁月文化传播股份有限公司 A kind of device and method for supporting 4K SDI to export

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011244179A (en) * 2010-05-18 2011-12-01 Sony Corp Signal transmission system, connector device, electronic apparatus, and signal transmission method
KR101571271B1 (en) * 2015-07-23 2015-11-24 (주)캐스트윈 Multi Format Ultra High Definition HEVC Encoder/Transcoder

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101600029B1 (en) * 2014-11-21 2016-03-07 동천하이테크 주식회사 Dual type real-time high-quality image restoration and encoding system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011244179A (en) * 2010-05-18 2011-12-01 Sony Corp Signal transmission system, connector device, electronic apparatus, and signal transmission method
KR101571271B1 (en) * 2015-07-23 2015-11-24 (주)캐스트윈 Multi Format Ultra High Definition HEVC Encoder/Transcoder

Also Published As

Publication number Publication date
WO2018151353A1 (en) 2018-08-23

Similar Documents

Publication Publication Date Title
JP5736389B2 (en) Multi-channel signal transmission and detection in reduced channel format
EP2122961B1 (en) Robust control/delineation in serial streams
JP4165587B2 (en) Signal processing apparatus and signal processing method
EP2373050A2 (en) Preserving captioning through video transcoding
US8589770B2 (en) Robust control/delineation in serial streams
US9413985B2 (en) Combining video and audio streams utilizing pixel repetition bandwidth
US8862256B2 (en) Electronic apparatus
US20130208812A1 (en) High-speed interface for ancillary data for serial digital interface applications
KR101868510B1 (en) Deserializing and data processing unit of uhd signal
JP2020074654A (en) High speed serial link for video interfaces
KR100819439B1 (en) Multimedia signal serial transmission device
CN104081767A (en) Transmission device, transmission method, reception device and reception method
KR101793974B1 (en) Ultra high definition multi format processing unit
US9559882B2 (en) Apparatus and methods for flexible provision of control data in large data structures
CN108766386B (en) Device for receiving signals from a source device
US20090103727A1 (en) Sync-bit Insertion for Timing Reference Signals to Prevent Long Runs of Static Data in Serial Digital Interfaces
CN102404573B (en) Method and device for synchronously processing audio and video
CN110351512B (en) Data sending method and device based on coaxial cable
CN110166724B (en) Multimedia data sending method and device based on coaxial cable
CN101202868B (en) Image and sound data synchronization method for multimedia interface and related device
KR20170130153A (en) Additional data transmission method, and video transmission system by using the method
KR101605181B1 (en) Method for correction of error code included in control signal of hdmi/mhl
JP2006074546A (en) Data receiver
JP2006013829A (en) Data transmission apparatus and data reception apparatus

Legal Events

Date Code Title Description
GRNT Written decision to grant