KR101740284B1 - ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability - Google Patents
ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability Download PDFInfo
- Publication number
- KR101740284B1 KR101740284B1 KR1020160027306A KR20160027306A KR101740284B1 KR 101740284 B1 KR101740284 B1 KR 101740284B1 KR 1020160027306 A KR1020160027306 A KR 1020160027306A KR 20160027306 A KR20160027306 A KR 20160027306A KR 101740284 B1 KR101740284 B1 KR 101740284B1
- Authority
- KR
- South Korea
- Prior art keywords
- terminal
- adcl
- nmos
- pmos
- bias voltage
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/354—Astable circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Description
The present invention relates to an ADCL (Adiabatic Dynamic CMOS Logic) inverter, and more particularly, to a semiconductor integrated circuit which improves chip integration by using no capacitor and operates with one logic gate using two ADCL circuits, To an ADCL inverter which improves the current driving capability, which can reduce the abnormal operation of the logic circuit by improving the current driving capability.
Recently, with the rapid development of biotechnology, microchip and nanochip technology for inserting a chip into a human body are getting much attention. However, when the chip inserted into the body is operated, the chip may suddenly generate heat due to the on / off switching operation of the chip and the energy loss due to the internal resistance of the chip associated therewith. This can cause catastrophic damage to cells of the human body.
In addition, since the chip inserted into the body can not be supplied with power from the outside, once the power is supplied, the operation state of the chip must be continuously maintained without supplying power from the outside. Therefore, low power operation of the circuit is required. ADL (Adiabatic Dynamic CMOS Logic) is an optimized circuit, and various researches and technologies related thereto are being continuously developed. To take advantage of this ADCL, a capacitor is used at the bottom of the circuit. This is to prevent errors in operation and improve the driving capability as a logic gate in the construction of an ADCL-based digital system.
However, in a System on Chip (SoC) design made up of ADCL digital systems, the area of the chip is much larger than that of the CMOS digital system because of the large area of the capacitor. This means that the degree of integration is lowered, leading to an increase in design costs. However, if an ADCL circuit with a capacitor removed is used to cope with this problem, since the digital logic representation instantaneously changes due to the characteristic of using an AC power source, the current driving ability of the circuit is degraded and the operation of the logic circuit is not properly performed.
On the other hand, Japanese Patent Application No. 10-0554826 (Patent Document 1) discloses a "dynamic CMOS logic circuit" for increasing the speed of the gate by reducing the height of the pull down stack in the dynamic logic gate without changing the function of the gate A logic circuit output node connected to a second node of the precharge circuit; and a second logic circuit output node connected to the second node of the precharge circuit, A logic circuit for controlling a logic circuit output node, and a pseudofooter circuit.
However, although the above-described Patent Document 1 can provide a fast dynamic logic gate and enable a low-power dynamic logic gate, since the digital logic representation is instantaneously changed due to the characteristic of using the AC power source, And the operation of the logic circuit is not properly performed.
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and it is an object of the present invention to improve the integration degree of a chip by not using a capacitor and improve the current driving capability by operating one logic gate using two ADCL circuits, And an ADCL inverter improved in current driving ability, which can reduce abnormal operation, is provided.
In order to achieve the above object, the ADCL inverter improved the current driving capability according to the first embodiment of the present invention,
A first PMOS whose source terminal is connected to the cathode terminal of the first diode and whose gate terminal is connected to the first bias voltage input terminal and whose drain terminal is connected to the first bias voltage input terminal, 1 PMOS and having a gate terminal connected to the first bias voltage input terminal, an anode terminal connected to the source terminal of the first NMOS and a cathode terminal connected to the first AC power input terminal A first ADCL circuit portion including a second diode; And
A second PMOS having a source terminal connected to the cathode terminal of the third diode and a gate terminal connected to the second bias voltage input terminal, and a drain terminal connected to the second bias voltage input terminal, A second NMOS having a gate terminal connected to the second bias voltage input and an anode terminal connected to a source terminal of the second NMOS and a cathode terminal connected to the second AC power input terminal And a second ADCL circuit portion including a fourth diode.
An AC power source having a phase difference of 180 DEG is input to the first AC power input terminal and the second AC power input terminal, respectively.
The gate terminal of the first NMOS may be commonly connected to the gate terminal of the first PMOS and may be connected to the first bias voltage input terminal. The gate terminal of the second NMOS may be connected to the gate terminal of the second PMOS And may be connected to the second bias voltage input terminal.
Also, the common connection node N1 between the drain terminal of the first PMOS and the drain terminal of the first NMOS may be connected to the voltage output terminal Vout.
A common connection node N2 between the drain terminal of the second PMOS and the drain terminal of the second NMOS may be connected to the voltage output terminal Vout.
According to another aspect of the present invention, there is provided an ADCL inverter improved in current driving capability according to the second embodiment of the present invention,
A first PMOS whose source terminal is connected to the cathode terminal of the first diode and whose gate terminal is connected to the first bias voltage input terminal and whose drain terminal is connected to the first bias voltage input terminal, 1 PMOS, a gate terminal connected to the first bias voltage input terminal, a drain terminal connected to the source terminal of the first NMOS, and a source terminal connected to the first AC power input terminal A first ADCL circuit portion including a third NMOS that functions as a diode; And
A second PMOS whose source terminal is connected to the cathode terminal of the second diode and whose gate terminal is connected to the second bias voltage input terminal and whose drain terminal is connected to the second bias voltage input terminal, 2 PMOS, and a gate terminal connected to the second bias voltage input; a drain terminal connected to a source terminal of the second NMOS; and a source terminal connected to the second AC power input terminal And a second ADCL circuit portion including a fourth NMOS that functions as one diode.
An AC power source having a phase difference of 180 DEG is input to the first AC power input terminal and the second AC power input terminal, respectively.
The gate terminal of the first NMOS may be commonly connected to the gate terminal of the first PMOS and may be connected to the first bias voltage input terminal. The gate terminal of the second NMOS may be connected to the gate terminal of the second PMOS And may be connected to the second bias voltage input terminal.
Also, the common connection node N1 between the drain terminal of the first PMOS and the drain terminal of the first NMOS may be connected to the voltage output terminal Vout.
A common connection node N2 between the drain terminal of the second PMOS and the drain terminal of the second NMOS may be connected to the voltage output terminal Vout.
According to the present invention, since the capacitor is not used, it is possible to reduce the manufacturing cost by improving the integration degree of the chip, and by using two ADCL circuits to operate as one logic gate to improve the current driving capability, Abnormal operation can be reduced, thereby contributing to improvement of the quality of the semiconductor chip product.
1 is a diagram schematically showing a circuit configuration of an ADCL inverter which improves the current driving capability according to the first embodiment of the present invention.
2 is a diagram schematically showing a circuit configuration of an ADCL inverter improved in current driving capability according to a second embodiment of the present invention.
3 is a diagram schematically illustrating a concept of a practical design technique for improving the current driving ability of the ADCL circuit.
4 is a diagram showing a simulation result of an ADCL inverter according to the presence or absence of a load capacitor.
5 is a diagram showing simulation results of an ADCL inverter improved in current driving capability according to the present invention.
6 is a table comparing characteristics of an ADCL inverter improved in current driving capability and a conventional ADCL inverter according to the present invention.
The terms and words used in the present specification and claims should not be construed as limited to ordinary or dictionary terms and the inventor can properly define the concept of the term to describe its invention in the best way Should be construed in accordance with the principles and meanings and concepts consistent with the technical idea of the present invention.
Throughout the specification, when an element is referred to as "comprising ", it means that it can include other elements as well, without excluding other elements unless specifically stated otherwise. Also, the terms " part, "" module, "and" device " Lt; / RTI >
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
Before describing the embodiments of the present invention in full, the current driving capability improvement (improvement) sought in the present invention will be described first.
ADCL requires capacitors at the bottom of the unit ADCL circuit in order to improve current drive capability in digital circuit and system configuration. However, since the capacitance of the capacitor in the SoC (System on Chip) design is large, the chip area becomes considerably large when the load capacitor is applied to each unit circuit of ADCL. In other words, it means that the integration density of the chip is lowered because the number of circuits is limited in the ADCL-based digital circuit configuration in a limited chip area. Therefore, in order to increase the integration of the ADCL-based digital circuit in the area of the miniaturized / nanoized chip, the present invention proposes a practical design technique for removing the load capacitor and improving the current driving capability of the circuit.
3 is a diagram schematically illustrating a concept of a practical design technique for improving the current driving ability of the ADCL circuit.
Referring to FIG. 3, when one power supply and one ADCL unit circuit are formed, if the load capacitor is removed, the output drive of the ADCL circuit may not be as shown in FIG. 3A. This occurs only when the power supply input is in a low period. Therefore, if the output current and voltage can be generated even in a period where no output occurs as shown in FIG. 3B, the current driving capability of the ADCL will be improved.
Hereinafter, embodiments of the present invention will be described based on the above concept.
1 is a diagram schematically showing a circuit configuration of an ADCL inverter which improves the current driving capability according to the first embodiment of the present invention.
Referring to FIG. 1, an ADCL
The first ADCL
The first AC
The gate terminal of the
The second
The gate terminal of the
In the
Each network of the first
The first and
2 is a diagram schematically showing a circuit configuration of an ADCL inverter improved in current driving capability according to a second embodiment of the present invention.
2, the
The first
Here, the first AC
The gate terminal of the
The second
The gate terminal of the
The gate terminal of the
4 is a diagram showing a simulation result of an ADCL inverter according to the presence or absence of a load capacitor.
4A is a simulation result of a conventional ADCL inverter to which a load capacitor is applied, and FIG. 4B is a simulation result of a conventional ADCL inverter in which a load capacitor is removed. It can be seen that when the load capacitor is removed during the pull-up network operation ((B)), the current driving capability is lower than that of the conventional ADCL inverter ((A)) using the load capacitor. As described above, in the SoC design, it is necessary to remove the load capacitor in order to apply the ADCL to the digital circuit. However, it can be confirmed that the current driving ability of the circuit is rather reduced when the load capacitor is removed. Therefore, the present invention proposes an ADCL inverter (the ADCL inverter according to the first and second embodiments of the present invention) as described above in order to complement (improve) the current driving capability while removing the capacitor.
5 is a diagram showing simulation results of an ADCL inverter improved in current driving capability according to the present invention.
Referring to FIG. 5, when the bias voltage V IN is applied to the first and second
6 is a table comparing characteristics of an ADCL inverter improved in current driving capability and a conventional ADCL inverter according to the present invention.
Referring to FIG. 6, in the conventional ADCL inverter, the current driving capability is about 53.11 nW, but in the ADCL inverter according to the present invention, the current driving capability is increased by about 31 times to 1.63 ㎼. Also, assuming that the area of the ADCL inverter is 100% in a 0.18 탆 standard CMOS process in the SoC design, the ADCL inverter according to the present invention requires an area of about 5.4% which is reduced by 94.6%. These results suggest that maximization of practicality for using ADCL in the miniaturization and nanotechnology semiconductor market trends can be achieved.
As described above, the ADCL inverter improved the current driving capability according to the present invention can reduce the manufacturing cost by improving the integration degree of the chips by not using the capacitors, and it is possible to use the two ADCL circuits as one logic gate So that abnormal operation of the logic circuit can be reduced, thereby contributing to improvement of the quality of the semiconductor chip product.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it is to be understood that the invention is not limited to the disclosed exemplary embodiments, but many variations and modifications may be made without departing from the spirit and scope of the invention. Be clear to the technician. Accordingly, the true scope of protection of the present invention should be construed according to the following claims, and all technical ideas within the scope of the same should be construed as being included in the scope of the present invention.
101, 201: a second AC
103, 203: second bias voltage input terminal
104, 204: first bias
110, 210: first
111, 211:
113, 213: first NMOS 114: second diode
121:
123, 223: second NMOS transistor 124: fourth diode
214: third NMOS 224: fourth NMOS
Claims (10)
A second PMOS having a source terminal connected to the cathode terminal of the third diode and a gate terminal connected to the second bias voltage input terminal, and a drain terminal connected to the second bias voltage input terminal, A second NMOS having a gate terminal connected to the second bias voltage input and an anode terminal connected to a source terminal of the second NMOS and a cathode terminal connected to the second AC power input terminal And a second ADCL circuit portion including a fourth diode.
And an AC power source having a phase difference of 180 degrees from each other is input to the first AC power input terminal and the second AC power input terminal, respectively.
Wherein a gate terminal of the first NMOS is commonly connected to a gate terminal of the first PMOS and is connected to the first bias voltage input terminal and a gate terminal of the second NMOS is commonly connected to a gate terminal of the second PMOS, 2 bias voltage input terminal of the ADCL inverter.
And a common connection node (N1) between a drain terminal of the first PMOS and a drain terminal of the first NMOS is connected to a voltage output terminal (Vout).
And a common connection node (N2) between a drain terminal of the second PMOS and a drain terminal of the second NMOS is connected to a voltage output terminal (Vout).
A second PMOS whose source terminal is connected to the cathode terminal of the second diode and whose gate terminal is connected to the second bias voltage input terminal and whose drain terminal is connected to the second bias voltage input terminal, 2 PMOS, and a gate terminal connected to the second bias voltage input; a drain terminal connected to a source terminal of the second NMOS; and a source terminal connected to the second AC power input terminal And a second ADCL circuit portion including a fourth NMOS that functions as a single diode.
And an AC power source having a phase difference of 180 degrees from each other is input to the first AC power input terminal and the second AC power input terminal, respectively.
Wherein a gate terminal of the first NMOS is commonly connected to a gate terminal of the first PMOS and is connected to the first bias voltage input terminal and a gate terminal of the second NMOS is commonly connected to a gate terminal of the second PMOS, 2 bias voltage input terminal of the ADCL inverter.
And a common connection node (N1) between a drain terminal of the first PMOS and a drain terminal of the first NMOS is connected to a voltage output terminal (Vout).
And a common connection node (N2) between a drain terminal of the second PMOS and a drain terminal of the second NMOS is connected to a voltage output terminal (Vout).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020160027306A KR101740284B1 (en) | 2016-03-07 | 2016-03-07 | ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020160027306A KR101740284B1 (en) | 2016-03-07 | 2016-03-07 | ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability |
Publications (1)
Publication Number | Publication Date |
---|---|
KR101740284B1 true KR101740284B1 (en) | 2017-05-26 |
Family
ID=59051863
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020160027306A KR101740284B1 (en) | 2016-03-07 | 2016-03-07 | ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101740284B1 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009278433A (en) | 2008-05-15 | 2009-11-26 | Yasuhiro Takahashi | Two-phase driven cmos adiabatic logic circuit |
-
2016
- 2016-03-07 KR KR1020160027306A patent/KR101740284B1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009278433A (en) | 2008-05-15 | 2009-11-26 | Yasuhiro Takahashi | Two-phase driven cmos adiabatic logic circuit |
Non-Patent Citations (1)
Title |
---|
Seung-Il Cho 외 2인, "Design of the ultra low-power dynchronizer using ADCL buffer for adiabatic logic," IEICE Electronics Express,Vol.9, No.20,1576-1585 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6469568B2 (en) | Metal oxide semiconductor transistor circuit and semiconductor integrated circuit using the same | |
US6677797B2 (en) | Semiconductor integrated circuit | |
KR100788356B1 (en) | Level shifter having a single voltage source and capable of shifting between wide difference of voltage levels | |
KR100271844B1 (en) | Cmos semiconductor circuit having silicon on insulator structure | |
JP5090083B2 (en) | Semiconductor device | |
US9479154B2 (en) | Semiconductor integrated circuit | |
JP2001284535A (en) | Semiconductor integrated circuit | |
JP5211889B2 (en) | Semiconductor integrated circuit | |
US7449933B2 (en) | Voltage level translator | |
JP2010187122A (en) | Level shifter circuit | |
US7902861B2 (en) | Adiabatic CMOS design | |
JP2006217540A (en) | Semiconductor integrated circuit and method of controlling the same | |
US8742829B2 (en) | Low leakage digital buffer using bootstrap inter-stage | |
JP2004104754A (en) | Semiconductor device | |
KR101740284B1 (en) | ADCL(Adiabatic Dynamic CMOS Logic) inverter with enhanced current driving capability | |
JP6864568B2 (en) | Semiconductor device | |
JP2006295439A (en) | Logical gate and logic circuit | |
KR100857826B1 (en) | Power network circuit adopting zigzag power gating and semiconductor device including the same | |
US7345524B2 (en) | Integrated circuit with low power consumption and high operation speed | |
US6850094B2 (en) | Semiconductor integrated circuit having a plurality of threshold voltages | |
US9401711B2 (en) | Driver output with dynamic switching bias | |
JP2018019333A (en) | Semiconductor switching circuit | |
GB2334391A (en) | CMOS standby current reduction | |
JP4431758B2 (en) | Switching regulator | |
JP2006080676A (en) | Analog switch circuit with tolerant function |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant |