KR100494695B1 - Apparatus for liquid crystal display - Google Patents
Apparatus for liquid crystal display Download PDFInfo
- Publication number
- KR100494695B1 KR100494695B1 KR10-2001-0061429A KR20010061429A KR100494695B1 KR 100494695 B1 KR100494695 B1 KR 100494695B1 KR 20010061429 A KR20010061429 A KR 20010061429A KR 100494695 B1 KR100494695 B1 KR 100494695B1
- Authority
- KR
- South Korea
- Prior art keywords
- display area
- liquid crystal
- screen display
- common line
- dummy electrode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1341—Filling or closing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13458—Terminal pads
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
Abstract
본 발명은 액정표시장치에 관한 것으로, 씨일런트 라인이 형성된 기판; 상기 기판상에 게이트라인, 데이터라인 및 공통라인이 형성된 화면표시영역; 상기 화면표시영역외 영역에 형성되어 있는 공통라인 패드; 및 상기 화면표시영역과 공통라인 패드 사이에 형성되어 있으며, 상기 화면표시영역내 게이트라인과 연결되는 다수의 게이트라인-더미전극편과 상기 화면표시영역내 공통라인과 연결되는 다수의 공통라인-더미전극편으로 구성되며, 상기 공통라인-더미전극편은 상기 공통라인 패드와 연결되어 있는 더미전극을 포함하는 것이며, 액정주입구에 도전층 더미전극과 방전회로를 배치시켜 액정주입시 이온이나 불순물을 흡착하게 하여 불순물 등이 액정패널내 화면표시영역 화소에 들어가는 것을 방지할 수 있게 되어, 액정주입구에서의 무라현상을 방지하고, 화면품위를 향상시킬 수 있는 효과가 있는 것이다.The present invention relates to a liquid crystal display device, comprising: a substrate on which a silent line is formed; A screen display area in which gate lines, data lines, and common lines are formed on the substrate; A common line pad formed in an area outside the screen display area; And a plurality of gate line dummy electrodes formed between the screen display area and the common line pad, and connected to gate lines in the screen display area, and a plurality of common line dummys connected to the common line in the screen display area. The common line-dummy electrode piece includes a dummy electrode connected to the common line pad, and arranges a conductive layer dummy electrode and a discharge circuit at the liquid crystal inlet to adsorb ions or impurities during liquid crystal injection. As a result, impurities and the like can be prevented from entering the screen display area pixels in the liquid crystal panel, thereby preventing the Mura phenomenon at the liquid crystal inlet and improving the screen quality.
Description
본 발명은 액정표시장치에 관한 것으로, 특히 액정주입구의 무라 현상을 제거하여 화면품위를 향상시킨 액정표시장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display device, and more particularly, to a liquid crystal display device in which a screen quality is improved by removing the mura phenomenon of the liquid crystal inlet.
일반적으로, 액정표시장치는 상하 기판사이의 액정에 전계를 가하여 액정의 배열을 변화시켜 화상을 구현하는 장치로서, 기존의 음극선관을 대신하여 노트북 컴퓨터의 모니터를 비롯한 각종의 디스플레이 장치에 사용되고 있다.BACKGROUND ART In general, a liquid crystal display device is an apparatus for realizing an image by changing an arrangement of liquid crystals by applying an electric field to a liquid crystal between upper and lower substrates, and is used in various display devices including a monitor of a notebook computer in place of a conventional cathode ray tube.
종래는 상하 기판을 합착시킨 상태에서 모세관 현상 및 압력차를 이용하여 장시간에 걸쳐 합착된 기판사이에 액정을 주입시켜 액정표시장치를 완성하였다.Conventionally, a liquid crystal display device is completed by injecting liquid crystal between substrates bonded for a long time by using capillary phenomenon and pressure difference in a state where upper and lower substrates are bonded.
그러나, 종래 기술에 따른 액정표시장치에 있어서는 다음과 같은 문제점이 있다.However, the liquid crystal display according to the prior art has the following problems.
종래 기술에 있어서는, 도 1에 도시된 바와 같이, 액정 패널(1) 주위에는 주입구(3)를 제외하고 씨일런트 라인(Sealant Line : 5)이 그려져 있고, 액정이 외부로 분출되지 않도록 엔드 씨일(End Seal : 7)로 주입구가 봉지되어 있다. 그러나, 액정이 주입될 때 액정외에 불순물이 포함되어 있기 때문에 화면표시영역에서 DC가 존재하면 특히 주입구 영역에 이온이나 불순물 영향으로 주위보다 밝은 휘도를 갖는 무라(Mura) 현상이 발생하여 화면품위를 떨어뜨린다는 문제점이 있다.In the prior art, as illustrated in FIG. 1, a sealant line 5 is drawn around the liquid crystal panel 1 except for the injection hole 3, and the end seal ( The inlet is sealed with an end seal (7). However, when the liquid crystal is injected, impurities in addition to the liquid crystal are included. Therefore, when DC is present in the screen display area, the Mura phenomenon, which is brighter than the surroundings, occurs due to the effect of ions or impurities in the injection hole area. There is a problem with knocking down.
이에, 본 발명은 상기 종래 기술의 문제점을 해결하기 위하여 안출된 것으로, 본 발명의 목적은 액정 주입구 주위에 더미전극과 방전회로를 배치시켜 액정주입시 이온이나 불순물을 흡착할 수 있도록 하여 화면품위가 향상된 액정표시장치를 제공함에 있다.Accordingly, the present invention has been made to solve the problems of the prior art, the object of the present invention is to arrange the dummy electrode and the discharge circuit around the liquid crystal injection port to adsorb ions or impurities during the liquid crystal injection to improve the screen quality An improved liquid crystal display device is provided.
상기 목적을 달성하기 위한 본 발명에 따른 액정표시장치는, 씨일런트 라인이 형성된 기판; 상기 기판상에 게이트라인, 데이터라인 및 공통라인이 형성된 화면표시영역; 상기 화면표시영역외에 형성되어 있는 게이트라인 패드, 데이터라인 패드 및 공통라인 패드; 및 상기 화면표시영역과 공통라인 패드 사이에 형성되어 있으며, 상기 화면표시영역내 게이트라인과 연결되는 다수의 게이트라인-더미전극편과 상기 화면표시영역내 공통라인과 연결되는 다수의 공통라인-더미전극편으로 구성되며, 상기 공통라인-더미전극편은 상기 공통라인 패드와 연결되어 있는 더미전극을 포함하는 것을 특징으로 한다.According to an aspect of the present invention, a liquid crystal display device includes: a substrate on which a silent line is formed; A screen display area in which gate lines, data lines, and common lines are formed on the substrate; A gate line pad, a data line pad, and a common line pad formed outside the screen display area; And a plurality of gate line dummy electrodes formed between the screen display area and the common line pad, and connected to gate lines in the screen display area, and a plurality of common line dummys connected to the common line in the screen display area. An electrode piece, wherein the common line-dummy electrode piece includes a dummy electrode connected to the common line pad.
이하, 본 발명에 따른 액정표시장치를 첨부한 도면을 참조하여 상세히 설명한다.Hereinafter, a liquid crystal display according to the present invention will be described in detail with reference to the accompanying drawings.
도 2는 본 발명의 실시예 1에 따른 액정표시장치의 평면도이고, 도 3은 본 발명의 실시예 2에 따른 액정표시장치의 평면도이고, 도 4는 본 발명의 실시예 3에 따른 액정표시장치의 평면도이다.2 is a plan view of a liquid crystal display device according to Embodiment 1 of the present invention, FIG. 3 is a plan view of a liquid crystal display device according to Embodiment 2 of the present invention, and FIG. 4 is a liquid crystal display device according to Embodiment 3 of the present invention. Top view of the.
본 발명의 실시예 1에 따른 액정표시장치는, 도 2에 도시된 바와 같이, 씨일런트 라인(12)이 형성된 기판(10)상에 게이트라인(미도시), 데이터라인(미도시) 및 공통라인(미도시)이 형성된 화면표시영역(14)과, 상기 화면표시영역(14)외에 형성되어 있는 게이트라인 패드(16), 데이터라인 패드(18) 및 공통라인 패드(20)와 상기 화면표시영역(14)과 공통라인 패드(20) 사이, 또는 상기 공통라인 패드(20) 상에 도전체로 형성된 더미전극(22)을 포함하여 구성된다.In the liquid crystal display according to the first exemplary embodiment of the present invention, as shown in FIG. 2, a gate line (not shown), a data line (not shown), and a common line are disposed on a substrate 10 on which a silent line 12 is formed. A screen display area 14 having lines (not shown), a gate line pad 16, a data line pad 18, a common line pad 20, and the screen display formed outside the screen display area 14. And a dummy electrode 22 formed of a conductor between the region 14 and the common line pad 20 or on the common line pad 20.
여기서, 게이트라인(미도시), 데이터라인(미도시) 및 공통라인(미도시)은 각각 상기 게이트라인 패드(16), 데이터라인 패드(18) 및 공통라인 패드(20)로부터 상기 화면표시영역(14)으로 신장되어 있다.Here, a gate line (not shown), a data line (not shown), and a common line (not shown) may be formed from the gate line pad 16, the data line pad 18, and the common line pad 20, respectively. Extended to (14).
또한, 상기 더미전극(22)은 상기 씨일런트 라인(12)을 넘어서 상기 데이터 패드(18)가 형성되어 있는 영역에까지 신장되어 있으며, 외부에서 바이어스(Bias)가 인가될 수 있도록 도전층, 바람직하게는 금속(Metal), 인듐주석산화물(ITO) 또는 도핑된 비정질 실리콘으로 이루어져 있다.In addition, the dummy electrode 22 extends beyond the sealant line 12 to a region where the data pad 18 is formed, and may be electrically conductive so that a bias can be applied from the outside. Is composed of metal, indium tin oxide (ITO) or doped amorphous silicon.
상기와 같은 구조에 있어서는, 액정주입시 외부에서 상기 더미전극(22)으로 수 내지 수십 볼트, 예를 들어, 1 내지 100 볼트의 교류전압 또는 직류전압이 인가되면, 도 2의 A에서와 같이 상기 더미전극(22)으로 이온이나 불순물 등이 흡착되거나 외부로 방전(Discharging)된다.In the above structure, when an AC voltage or a DC voltage of several to several tens of volts, for example, 1 to 100 volts is applied to the dummy electrode 22 from the outside during liquid crystal injection, as shown in A of FIG. Ions, impurities, and the like are adsorbed to the dummy electrode 22 or discharged to the outside.
한편, 액정주입구는 엔드 씨일(24)에 의해 봉해진다.On the other hand, the liquid crystal inlet is sealed by the end seal 24.
본 발명의 실시예 2에 따른 액정표시장치는, 도 3에 도시된 바와 같이, 화면표시영역(14)내에 매트릭스 형태로 다수의 게이트라인(15), 데이터라인(17) 및 공통라인(19)이 배열되어 있다. 한편, 더미전극(22)은 공통라인 패드(20)와 상기 화면표시영역(14) 사이에 형성되어 있는데, 상기 더미전극(22)은 다수의 게이트라인-더미전극편(22a)과 공통라인-더미전극편(22b)들로 이루어져 있다.In the liquid crystal display according to the second exemplary embodiment of the present invention, as shown in FIG. 3, a plurality of gate lines 15, data lines 17, and common lines 19 in a matrix form in the screen display area 14. Is arranged. On the other hand, the dummy electrode 22 is formed between the common line pad 20 and the screen display area 14, the dummy electrode 22 is a plurality of gate line-dummy electrode piece 22a and common line- It consists of dummy electrode pieces 22b.
여기서, 상기 게이트라인-더미전극편(22a)은 제1비아홀(26a)에 의해 상기 게이트라인(15)과 연결되어 있고, 상기 공통라인-더미전극편(22b)은 제2비아홀(26b)에 의해 연결되어 있다.The gate line-dummy electrode piece 22a is connected to the gate line 15 by a first via hole 26a, and the common line-dummy electrode piece 22b is connected to the second via hole 26b. Are connected by.
상기와 같은 구조에 있어서는, 상기 게이트라인(15)과 공통라인(19)의 전압에 의해서 상기 더미전극(22)에 강한 전계가 형성된다. 이러한 전계는 초기 공정시 엔드 씨일(24)로 봉해질 액정주입구 근처에 잔류하는 이온이나 불순물 등을 효과적으로 상기 더미전극(22)으로 흡착시키거나 방전시키는 작용을 한다.In the above structure, a strong electric field is formed on the dummy electrode 22 by the voltages of the gate line 15 and the common line 19. The electric field effectively absorbs or discharges ions or impurities remaining near the liquid crystal inlet to be sealed by the end seal 24 to the dummy electrode 22 during the initial process.
본 발명의 실시예 3에 따른 액정표시장치는, 도 4에 도시된 바와 같이, 화면표시영역(14)내에 매트릭스 형태로 다수의 게이트라인(15), 데이터라인(17) 및 공통라인(19)이 배열되어 있다. 한편, 더미전극(22)은 공통라인 패드(20)와 상기 화면표시영역(14) 사이에 형성되어 있는데, 상기 더미전극(22)은 다수의 공통라인-더미전극편(22b)과 데이터라인-더미전극편(22c)들로 이루어져 있다.In the liquid crystal display according to the third exemplary embodiment of the present invention, as shown in FIG. 4, the gate lines 15, the data lines 17, and the common lines 19 in a matrix form in the screen display area 14. Is arranged. On the other hand, the dummy electrode 22 is formed between the common line pad 20 and the screen display area 14, the dummy electrode 22 is a plurality of common line-dummy electrode piece 22b and data line- It consists of dummy electrode pieces 22c.
여기서, 상기 공통라인-더미전극편(22b)은 제2비아홀(26b)에 의해 상기 공통라인(19)과 연결되어 있고, 상기 데이터라인-더미전극편(22c)은 제3비아홀(26c)에 의해 연결되어 있다.Here, the common line-dummy electrode piece 22b is connected to the common line 19 by a second via hole 26b, and the data line-dummy electrode piece 22c is connected to the third via hole 26c. Are connected by.
상기와 같은 구조는 상기 데이터라인(17)의 전압을 더미전극(22)으로 인가하기 위한 것으로, 상기 실시예 2에서와 같은 DC 전압 뿐만 아니라 상기 데이터라인(17)의 전압과 상기 공통라인(19)의 전압의 차, 즉 양(Positive)과 음(Negative)의 교류 전압(AC)도 인가된다.The structure as described above is for applying the voltage of the data line 17 to the dummy electrode 22, as well as the DC voltage as in the second embodiment, the voltage of the data line 17 and the common line 19. The difference of the voltages, i.e., positive and negative AC voltages AC is also applied.
따라서, 장시간 동안 DC 스트레스가 인가되더라도 AC 전계에 의해 DC에 의한 액정의 열화를 방지할 뿐만 아니라 이온이나 불순물 등을 흡착하고 주변 DC 영향을 제거한다.Therefore, even when DC stress is applied for a long time, not only does the AC electric field prevent deterioration of the liquid crystal by DC, but also adsorbs ions or impurities and removes the influence of the surrounding DC.
본 발명의 원리와 정신에 위배되지 않는 범위에서 여러 실시예는 당해 발명이 속하는 기술분야에서 통상의 지식을 가진 자에게 자명할 뿐만 아니라 용이하게 실시할 수 있다. 따라서, 본원에 첨부된 특허청구범위는 이미 상술된 것에 한정되지 않으며, 하기 특허청구범위는 당해 발명에 내재되어 있는 특허성 있는 신규한 모든 사항을 포함하며, 아울러 당해 발명이 속하는 기술분야에서 통상의 지식을 가진 자에 의해서 균등하게 처리되는 모든 특징을 포함한다.Various embodiments can be easily implemented as well as self-explanatory to those skilled in the art without departing from the principles and spirit of the present invention. Accordingly, the claims appended hereto are not limited to those already described above, and the following claims are intended to cover all of the novel and patented matters inherent in the invention, and are also common in the art to which the invention pertains. Includes all features that are processed evenly by the knowledgeable.
이상에서 설명한 바와 같이, 본 발명에 따른 액정표시장치에 있어서는 다음과 같은 효과가 있다.As described above, the liquid crystal display according to the present invention has the following effects.
본 발명에 있어서는, 액정주입구에 도전층 더미전극과 방전회로를 배치시켜 액정주입시 이온이나 불순물을 흡착하게 하여 불순물 등이 액정패널내 화면표시영역 화소에 들어가는 것을 방지할 수 있게 되어, 액정주입구에서의 무라현상을 방지하고, 화면품위를 향상시킬 수 있는 효과가 있다.In the present invention, by placing a conductive layer dummy electrode and a discharge circuit in the liquid crystal inlet to adsorb ions or impurities during liquid crystal injection, impurities can be prevented from entering the screen display area pixels in the liquid crystal panel. It is effective to prevent mura phenomenon and improve screen quality.
또한, 도전층 더미전극에 화면표시영역과 마찬가지로 액정에 교류전압을 인가하여 액정의 열화현상을 방지하여 장시간 동안 동작시 우수한 화면품위를 유지할 수 있는 효과가 있다.In addition, as in the screen display area, the conductive layer dummy electrode is applied with an AC voltage to the liquid crystal to prevent deterioration of the liquid crystal, thereby maintaining an excellent screen quality when operating for a long time.
도 1은 종래 기술에 따른 액정표시장치의 평면도.1 is a plan view of a liquid crystal display according to the prior art.
도 2는 본 발명의 실시예 1에 따른 액정표시장치의 평면도.2 is a plan view of a liquid crystal display according to Embodiment 1 of the present invention;
도 3은 본 발명의 실시예 2에 따른 액정표시장치의 평면도.3 is a plan view of a liquid crystal display according to a second exemplary embodiment of the present invention.
도 4는 본 발명의 실시예 3에 따른 액정표시장치의 평면도.4 is a plan view of a liquid crystal display according to a third embodiment of the present invention.
* 도면의 주요부분에 대한 부호의 설명 *Explanation of symbols on main parts of drawing
10: 기판 12: 씨일런트 라인10: substrate 12: silent line
14: 화면표시영역 15: 게이트라인14: Display area 15: Gate line
16: 게이트라인 패드 17: 데이터라인 16: gate line pad 17: data line
18: 데이터라인 패드 19: 공통라인18: data line pad 19: common line
20: 공통라인 패드 22: 더미전극 20: common line pad 22: dummy electrode
22a: 게이트라인-더미전극 22b: 공통라인-더미전극22a: gate line-dummy electrode 22b: common line-dummy electrode
22c: 데이터라인-더미전극 24: 엔드 씨일22c: data line-dummy electrode 24: end seal
26a,26b,26c: 비아홀26a, 26b, 26c: via hole
Claims (5)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2001-0061429A KR100494695B1 (en) | 2001-10-05 | 2001-10-05 | Apparatus for liquid crystal display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2001-0061429A KR100494695B1 (en) | 2001-10-05 | 2001-10-05 | Apparatus for liquid crystal display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20030028972A KR20030028972A (en) | 2003-04-11 |
| KR100494695B1 true KR100494695B1 (en) | 2005-06-13 |
Family
ID=29563381
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR10-2001-0061429A KR100494695B1 (en) | 2001-10-05 | 2001-10-05 | Apparatus for liquid crystal display |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100494695B1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100749482B1 (en) * | 2004-06-17 | 2007-08-14 | 삼성에스디아이 주식회사 | Liquid crystal display having electrostatic shielding structure |
| JP4923866B2 (en) * | 2006-08-30 | 2012-04-25 | ソニー株式会社 | Liquid crystal display device and video display device |
| JP5978919B2 (en) * | 2012-10-24 | 2016-08-24 | セイコーエプソン株式会社 | Liquid crystal device and electronic device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR950009332A (en) * | 1993-09-17 | 1995-04-21 | 이헌조 | LCD |
| JPH0990370A (en) * | 1995-09-21 | 1997-04-04 | Casio Comput Co Ltd | Joined substrate panel for liquid crystal display element and its production |
| KR19980028438A (en) * | 1996-10-22 | 1998-07-15 | 김광호 | Liquid Crystal Display with Anti-oxidation Seal Line |
| KR19990036638A (en) * | 1997-10-14 | 1999-05-25 | 윤종용 | Liquid Crystal Display With Electrostatic Discharge Function And Manufacturing Method Thereof |
| KR20000010251A (en) * | 1998-07-31 | 2000-02-15 | 윤종용 | Liquid crystal display |
-
2001
- 2001-10-05 KR KR10-2001-0061429A patent/KR100494695B1/en active IP Right Grant
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR950009332A (en) * | 1993-09-17 | 1995-04-21 | 이헌조 | LCD |
| JPH0990370A (en) * | 1995-09-21 | 1997-04-04 | Casio Comput Co Ltd | Joined substrate panel for liquid crystal display element and its production |
| KR19980028438A (en) * | 1996-10-22 | 1998-07-15 | 김광호 | Liquid Crystal Display with Anti-oxidation Seal Line |
| KR19990036638A (en) * | 1997-10-14 | 1999-05-25 | 윤종용 | Liquid Crystal Display With Electrostatic Discharge Function And Manufacturing Method Thereof |
| KR20000010251A (en) * | 1998-07-31 | 2000-02-15 | 윤종용 | Liquid crystal display |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20030028972A (en) | 2003-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7483110B2 (en) | Liquid crystal display device | |
| US6791632B2 (en) | Protection circuit and method from electrostatic discharge of TFT-LCD | |
| US7969537B2 (en) | Liquid crystal panel with static electricity damage prevention | |
| CN100409091C (en) | Liquid crystal display device and method for fabricating the same | |
| KR101373500B1 (en) | Liquid crystal panel with a preventing function of static electricity | |
| US20030122978A1 (en) | Liquid crystal display device having single bodied compensating pattern and method of fabricating the same | |
| KR20130104429A (en) | Liquid crystal display device and method of fabricating the same | |
| JP2006330674A (en) | Liquid crystal display device | |
| KR100494695B1 (en) | Apparatus for liquid crystal display | |
| WO2019095458A1 (en) | Array substrate, display panel, display device, and manufacturing method for array substrate | |
| KR20130039289A (en) | Liquid crystal display device and method for manufacturing the same | |
| JP2003279944A (en) | Liquid crystal display device | |
| US7576375B2 (en) | Thin film transistor array | |
| US6914657B2 (en) | Liquid crystal display | |
| KR20060094688A (en) | Thin film transistor of liquid crystal display | |
| KR100919187B1 (en) | Liquid crystal display device preventing electro-static discharge | |
| KR100954334B1 (en) | Liquid Crystal Display Device | |
| KR101319334B1 (en) | Liquid crystal display panel and method for manufacturing the same | |
| KR100466393B1 (en) | Thin film transistor liquid crystal display | |
| KR100623798B1 (en) | Liquid crystal display device and method for manufacturing the same | |
| KR20040017621A (en) | Method for Processing Static-electricity in Liquid Crystal Display | |
| KR101087380B1 (en) | Liquid crystal display device and manufacturing for lcd | |
| KR100710150B1 (en) | Liquid crystal display device | |
| KR20030028978A (en) | Apparatus for thin film transistor liquid crystal display | |
| KR20050068199A (en) | Liquid crystal display device and method for manufacturing using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| N231 | Notification of change of applicant | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20130514 Year of fee payment: 9 |
|
| FPAY | Annual fee payment |
Payment date: 20140519 Year of fee payment: 10 |
|
| FPAY | Annual fee payment |
Payment date: 20150518 Year of fee payment: 11 |
|
| FPAY | Annual fee payment |
Payment date: 20160518 Year of fee payment: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20170523 Year of fee payment: 13 |
|
| FPAY | Annual fee payment |
Payment date: 20180517 Year of fee payment: 14 |
|
| FPAY | Annual fee payment |
Payment date: 20190527 Year of fee payment: 15 |